Low-Complexity Successive Cancellation Decoder with Scan Chain

This paper presents a low complexity implementation of Successive Cancellation (SC) decoder architecture for the polar codes with scan chain for fault testing. Here a modified p-node is proposed at the last stage of SC decoder to decode 2-bits in a single clock cycle. The proposed architecture is designed and implemented on Kintex Ultrascale+ FPGA, xcku5p-ffv9676. The proposed SC decoder displayed 63% reduction in latency compared to conventional SC decoder. Implementation results displayed a significant reduction in resource utilization as well as on-chip power compared to prevailing SC decoders.

[1]  Alptekin Pamuk,et al.  An FPGA implementation architecture for decoding of polar codes , 2011, 2011 8th International Symposium on Wireless Communication Systems.

[2]  Christophe Jégo,et al.  Hardware implementation of a soft cancellation decoder for polar codes , 2015, 2015 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[3]  Erdal Arikan,et al.  A two phase successive cancellation decoder architecture for polar codes , 2013, 2013 IEEE International Symposium on Information Theory.

[4]  Keshab K. Parhi,et al.  Reduced-latency SC polar decoder architectures , 2012, 2012 IEEE International Conference on Communications (ICC).

[5]  Rashid Rashidzadeh,et al.  A secure scan chain using a phase locking system and a reconfigurable LFSR , 2017, 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE).

[6]  Keshab K. Parhi,et al.  Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder , 2013, IEEE Transactions on Signal Processing.

[7]  Alexander Vardy,et al.  List decoding of polar codes , 2011, 2011 IEEE International Symposium on Information Theory Proceedings.

[8]  Keshab K. Parhi,et al.  Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Aijun Liu,et al.  A reduced-complexity successive-cancellation decoder of polar codes , 2017, 2017 3rd IEEE International Conference on Computer and Communications (ICCC).

[10]  Kai Chen,et al.  Polar codes: Primary concepts and practical decoding algorithms , 2014, IEEE Communications Magazine.

[11]  Hanho Lee,et al.  Simplified merged processing element for successive-cancellation polar decoder , 2016 .

[12]  Keshab K. Parhi,et al.  Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Erdal Arikan,et al.  Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels , 2008, IEEE Transactions on Information Theory.

[14]  Keshab K. Parhi,et al.  Latency Analysis and Architecture Design of Simplified SC Polar Decoders , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Alexander Vardy,et al.  Hardware Implementation of Successive-Cancellation Decoders for Polar Codes , 2012, J. Signal Process. Syst..