High level synthesis of controllers for communication protocols

A method for implementing communication protocols in hardware is presented. A design automation system that accepts Petri net models of digital systems and produces VLSI layouts is proposed. It is assumed that the composite Petri net model of the protocol is available. A procedure for automatically detecting the entities of the communication protocol is given. This procedure has exponential complexity as it uses a reachability graph. No restrictions have been put on the Petri net model.<<ETX>>

[1]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[2]  Krishan K. Sabnani,et al.  VLSI implementations of communication protocols-a survey , 1989, IEEE J. Sel. Areas Commun..

[3]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[4]  Rüdiger Valk,et al.  Petri Nets and Regular Languages , 1981, J. Comput. Syst. Sci..

[5]  Michel Diaz,et al.  Modeling and Analysis of Communication and Cooperation Protocols Using Petri Net Based Models , 1982, Comput. Networks.

[6]  Teresa H. Y. Meng,et al.  Automatic synthesis of asynchronous circuits from high-level specifications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Sadiq M. Sait,et al.  VLSI implementation of controllers for communication protocols from their Petri net models , 1992, [1992] Proceedings of the Second Great Lakes Symposium on VLSI.