Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic

High-performance, low-power-consumption, and high-accuracy analog-to-digital converters (ADCs) with a compact area are necessary for a wide range of current applications. This paper presents a pipeline ADC architecture with a novel 3-D clock distribution network utilizing through-silicon via-induced benefits. It also implements memristor ratioed logic as the basic elements of digital error correction subblock to further decrease the area, delay, and power consumption. In addition, an optimization technique using computational intelligence is applied to maximize the overall system performance. The proposed 3-D pipeline ADC is designed in a 65-nm CMOS technology and shows significant improvement regarding dynamic performance, energy efficiency, area, and clock accuracy compared with that of conventional 2-D ADC designs.

[1]  Junho Lee,et al.  High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Uri C. Weiser,et al.  MAGIC—Memristor-Aided Logic , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Hui Wu,et al.  Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Young-Hyun Jun,et al.  A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 $\times$ 128 I/Os Using TSV Based Stacking , 2011, IEEE Journal of Solid-State Circuits.

[5]  Mehdi Saremi,et al.  Modeling and Simulation of the Programmable Metallization Cells (PMCs) and Diamond-Based Power Devices , 2017 .

[6]  Ángel Rodríguez-Vázquez,et al.  Transistor-Level Synthesis of Pipeline Analog-to-Digital Converters Using a Design-Space Reduction Algorithm , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Mohammad Yavari,et al.  Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Frank M. L. van der Goes,et al.  A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC Calibration , 2015, IEEE Journal of Solid-State Circuits.

[9]  M. Swaminathan,et al.  Transient Analysis of TSV Equivalent Circuit Considering Nonlinear MOS Capacitance Effects , 2015, IEEE Transactions on Electromagnetic Compatibility.

[10]  Xuqiang Zheng,et al.  A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Christopher Hillman,et al.  TSV-Last, Heterogeneous 3D Integration of a SiGe BiCMOS Beamformer and Patch Antenna for a W-Band Phased array Radar , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[12]  Kinam Kim,et al.  1.1 Silicon technologies and solutions for the data-driven world , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[13]  Uri C. Weiser,et al.  Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Kobayashi Kenji,et al.  A 3D stacked CMOS image sensor with 16Mpixel global-shutter mode using 4 million interconnections , 2015 .

[15]  Jaeha Kim,et al.  Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Chun-Yuan Cheng,et al.  A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture , 2015, IEEE Journal of Solid-State Circuits.

[17]  Hai Wei,et al.  Monolithic 3D integration: A path from concept to reality , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Byung-Geun Lee,et al.  A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13- $\mu $ m CMOS Technology , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Yu Wang,et al.  Design methodologies for 3D mixed signal integrated circuits: A practical 12-bit SAR ADC design case , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[21]  Li Xu,et al.  A low-cost method for separation and accurate estimation of ADC noise, aperture jitter, and clock jitter , 2017, 2017 IEEE 35th VLSI Test Symposium (VTS).

[22]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Akira Matsuzawa,et al.  A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers , 2016, IEEE Journal of Solid-State Circuits.

[24]  Ronald Tetzlaff,et al.  Nonlinear Dynamics of a Locally-Active Memristor , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[26]  Igor L. Markov,et al.  Assembling 2-D Blocks Into 3-D Chips , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Keith A. Jenkins,et al.  Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor , 1998, IEEE J. Solid State Circuits.

[28]  Brian K. Flachs,et al.  A Resonant Global Clock Distribution for the Cell Broadband Engine Processor , 2009, IEEE Journal of Solid-State Circuits.

[29]  Nahid Mirzaie,et al.  An Optimal Design Methodology for Yield-Improved and Low-Power Pipelined ADC , 2018, IEEE Transactions on Semiconductor Manufacturing.

[30]  Rui Li,et al.  Embedded Wafer Level Packaging for 77-GHz Automotive Radar Front-End With Through Silicon Via and its 3-D Integration , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[31]  Michael P. Flynn,et al.  A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers , 2015, IEEE Journal of Solid-State Circuits.