A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver

This paper presents the design and implementation of an L1/L2 dual-band global positioning system (GPS) receiver. Dual-conversion with a low-IF architecture was used for dual-band operation. The receiver is composed of an RF preamplifier, down-conversion mixers, a variable-gain channel filter, a 2-bit analog-to-digital converter, and the full phase-locked-loop synthesizer including an on-chip voltage controlled oscillator. Fabricated in a 0.18-/spl mu/m CMOS technology, the receiver exhibits maximum gain of 95 dB and noise figures of 8.5 and 7.5 dB for L1 and L2, respectively. An on-chip variable-gain channel filter provides IF image rejection of 20 dB and gain control range over 60 dB. The receiver consumes 19 mW from a 1.8-V supply while occupying a 2.6-mm/sup 2/ die area including the ESD I/O pads.

[1]  Jinho Ko,et al.  L1/L2 dual-band CMOS GPS receiver , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[2]  Richard D. Fontana,et al.  The New L2 Civil Signal , 2001 .

[3]  Andrea Baschirotto,et al.  A 35-mW 3.6-mm/spl 2/ fully integrated 0.18-μm CMOS GPS radio , 2003 .

[4]  M. Steyaert,et al.  An analog integrated polyphase filter for a high performance low-IF receiver , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[5]  A.A. Abidi,et al.  Power-conscious design of wireless circuits and systems , 2000, Proceedings of the IEEE.

[6]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[7]  Michael S. Braasch,et al.  GPS receiver architectures and measurements , 1999, Proc. IEEE.

[8]  P. Andreani,et al.  A CMOS gm-C polyphase filter with high image band rejection , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[9]  Ilku Nam,et al.  An experimental coin-sized radio for extremely low-power WPAN (IEEE 802.15.4) application at 2.4 GHz , 2003 .

[10]  Mohammad Nariman,et al.  A fully integrated low-IF CMOS GPS radio with on-chip analog image rejection , 2002, IEEE J. Solid State Circuits.

[11]  Mark Miles Cloutier,et al.  A 4-dB NF GPS receiver front-end with AGC and 2-b A/D , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[12]  M. Pratt,et al.  GPS performance in navigation , 1999, Proc. IEEE.

[13]  T. Kadoyama,et al.  A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[14]  S. Mattisson,et al.  Bluetooth-a new low-power radio interface providing short-range connectivity , 2000, Proceedings of the IEEE.

[15]  M. Steyaert,et al.  A fully-integrated GPS receiver front-end with 40 mW power consumption , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[16]  A.A. Abidi,et al.  A broad-band tunable CMOS channel-select filter for a low-IF wireless receiver , 1999, IEEE Journal of Solid-State Circuits.

[17]  M. Steyaert,et al.  A 2-V CMOS cellular transceiver front-end , 2000, IEEE Journal of Solid-State Circuits.

[18]  Qiuting Huang,et al.  A 1.57-GHz RF front-end for triple conversion GPS receiver , 1998 .

[19]  H. Hashemi,et al.  Concurrent dual-band CMOS low noise amplifiers and receiver architectures , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[20]  M. del Mar Hershenson,et al.  A 115-mW, 0.5-/spl mu/m CMOS GPS receiver with wide dynamic-range active filters , 1998 .

[21]  A. M. Murphy,et al.  A low-power, low-cost bipolar GPS receiver chip , 1997 .

[22]  Won Namgoong,et al.  An all-digital low-power IF GPS synchronizer , 2000, IEEE Journal of Solid-State Circuits.