DPFFs: C2MOS Direct Path Flip-Flops for Process-Resilient Ultradynamic Voltage Scaling

We propose two master-slave flip-flops (FFs) that utilize the clocked CMOS () technique with an internal direct connection along the main signal propagation path between the master and slave latches and adopt an adaptive body bias technique to improve circuit robustness. structure improves the setup margin and robustness while providing full compatibility with the standard cell characterization flow. Further, the direct path shortens the logic depth and thus speeds up signal propagation, which can be optimized for less power and smaller area. Measurements from test circuits fabricated in 130 nm technology show that the proposed FF operates down to 60 mV, consuming 24.7 pW while improving the propagation delay, dynamic power, and leakage by 22%, 9%, and 13%, respectively, compared with conventional FFs at the iso-output-load condition. The proposed FFs are integrated into an FIR filter which successfully operates all the way down to 85 mV.

[1]  Vojin G. Oklobdzija,et al.  Conditional techniques for low power consumption flip-flops , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[2]  F. Klass.  Semi-dynamic and dynamic flip-flops with embedded logic , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  Sriram R. Vangal,et al.  Claremont: A Solar-Powered Near-Threshold Voltage IA-32 Processor , 2013 .

[4]  Tsuneaki Fuse,et al.  A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF) , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[5]  Hiroshi Kawaguchi,et al.  A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.

[6]  R. K. Kavitha,et al.  Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[9]  Myeong-Eun Hwang,et al.  A 85mV 40nW Process-Tolerant Subthreshold 8×8 FIR Filter in 130nm Technology , 2007, 2007 IEEE Symposium on VLSI Circuits.

[10]  Ching-Te Chuang,et al.  A 400 MHz S/390 microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[11]  Kaushik Roy,et al.  ABRM: Adaptive $ \beta$-Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  L.T. Clark,et al.  A 1.5 GHz 90 nm embedded microprocessor core , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[13]  Kaushik Roy,et al.  Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Modeling for Early CMOS Circuit Simulation , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Uming Ko,et al.  High-performance energy-efficient D-flip-flop circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[15]  E. Nowak,et al.  Low-power CMOS at Vdd = 4kT/q , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[16]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[17]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[18]  Krste Asanović,et al.  A Double-Pulsed Set-Conditional-Reset Flip-Flop , 2002 .

[19]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[20]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[21]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I—Methodology and Design Strategies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Victor V. Zyuban.  Optimization of scannable latches for low energy , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Huazhong Yang,et al.  Low clock-swing conditional-precharge flip-flop for more than 30% power reduction , 2000 .

[24]  Young-Hyun Jun,et al.  Conditional-capture flip-flop for statistical power reduction , 2001 .

[25]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .