A Primer for Mapping Techniques on NoC Systems

This paper is aimed to present a detailed description of the main factors which must be considered for task mapping onto Network on Chip (NoC) systems. A survey of the most representative and outstanding reported works is presented, along with conclusions and future work regarding such a review.

[1]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Gang Wang,et al.  Ant Colony Optimizations for Resource- and Timing-Constrained Operation Scheduling , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Leandro Soares Indrusiak,et al.  Using genetic algorithms to map hard real-time on NoC-based systems , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[4]  Fernando Gehm Moraes,et al.  HeMPS - a framework for NoC-based MPSoC generation , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Axel Jantsch,et al.  Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh , 2009, 2009 IEEE International Conference on 3D System Integration.

[6]  V. Sruk,et al.  Mapping algorithms for MPSoC synthesis , 2010, The 33rd International Convention MIPRO.

[7]  Yuan Wen Hau,et al.  Network partitioning and GA heuristic crossover for NoC application mapping , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[8]  Paris-alexandros Mesidis,et al.  Mapping of Real-time Applications on Network-on-Chip based MPSOCS. , 2011 .

[9]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[10]  Nicolas Ventroux,et al.  Hierarchical Network-on-Chip for Embedded Many-Core Architectures , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[11]  Sebastien Thuries,et al.  A flexible modeling environment for a NoC-based multicore architecture , 2012, 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[12]  Suleyman Tosun.  Cluster-based application mapping method for Network-on-Chip , 2011, Adv. Eng. Softw..

[13]  Leandro Soares Indrusiak,et al.  Exploring heterogeneous NoC-based MPSoCs: From FPGA to high-level modeling , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[14]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[15]  Fernando Gehm Moraes,et al.  Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs , 2007, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07).

[16]  Fernando Gehm Moraes,et al.  Comparison of network-on-chip mapping algorithms targeting low energy consumption , 2008, IET Comput. Digit. Tech..

[17]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[18]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[19]  Li Zan,et al.  OPNEC-Sim: An efficient simulation tool for Network-on-Chip communication and energy performance analysis , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[20]  Jiayi Sheng,et al.  An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture , 2011, 2011 9th IEEE International Conference on ASIC.

[21]  Mahmoud Reza Hashemi,et al.  Energy-aware ILP formulation for application mapping on NoC based MPSoCs , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[22]  R. Farah,et al.  A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[23]  A. Khademzadeh,et al.  SMAP: An Intelligent Mapping tool for Network on Chip , 2007, 2007 International Symposium on Signals, Circuits and Systems.

[24]  David Z. Pan,et al.  UNISM: Unified Scheduling and Mapping for General Networks on Chip , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Frank Ghenassia.  Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[26]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..

[27]  Ben Saoud Slim,et al.  A Survey on Existing MPSOCs Architectures , 2011 .

[28]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..