Applications of DCIV method to NBTI characterization

Abstract The DCIV method was applied to investigate negative bias temperature instability (NBTI) in SiO 2 gate oxides. The DCIV technique, which measures the interface defect density independently from bulk oxide charges, delineates the contribution of the interface defect generation to the overall NBTI measured by the threshold voltage shift, Δ V TH . The DCIV results obtained during both stress and relaxation phases are generally consistent with the main features of the reaction–diffusion (R–D) model, which suggests positive charge generation/annealing at the Si/SiO 2 interface due to breaking/re-passivation of the Si–H bonds. These results are in agreement with the spin-dependent recombination (SDR) experiments, which reflect the density of the Si dangling bonds at the Si/SiO 2 interface ( P b centers) and its vicinity ( E ′ centers). Comparison of degradation kinetics as measured by DCIV, charge-pumping, and I D  −  V G (Δ V TH ) techniques, however, suggests that Δ V TH includes additional contributions, most likely from the oxide bulk charges. For comparison, an NBTI study was also performed on the high-k HfO 2 /SiO 2 gate stacks. After adjusting for the high-k related contribution, similar kinetics of the long-term stress interface trap generation was observed in SiO 2 and high-k gate stacks suggesting a common mechanism of the interface degradation.

[1]  Negative Bias Stressing Interface Trapping Centers in Metal Gate Hafnium Oxide Field Effect Transistors Using Spin Dependent Recombination , 2006, 2006 IEEE International Integrated Reliability Workshop Final Report.

[2]  R. Degraeve,et al.  Hole-traps in silicon dioxides. Part II. Generation mechanism , 2004, IEEE Transactions on Electron Devices.

[3]  J. Kavalieros,et al.  Direct-current measurements of oxide and interface traps on oxidized silicon , 1995 .

[4]  H. Reisinger,et al.  Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[5]  P. Nicollian,et al.  Material dependence of hydrogen diffusion: implications for NBTI degradation , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  V. Reddy,et al.  A comprehensive framework for predictive modeling of negative bias temperature instability , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[7]  V. Huard,et al.  New Insights into Recovery Characteristics Post NBTI Stress , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[8]  T. Grasser,et al.  The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[9]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[10]  S. Krishnan,et al.  Observations of NBTI-induced atomic-scale defects , 2005, IEEE Transactions on Device and Materials Reliability.

[11]  D. Ang,et al.  Recovery of the NBTI-Stressed Ultrathin Gate p-MOSFET: The Role of Deep-Level Hole Traps , 2006, IEEE Electron Device Letters.

[12]  peixiong zhao,et al.  Physical mechanisms of negative-bias temperature instability , 2005 .

[13]  N. Collaert,et al.  Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[14]  Gennadi Bersuker,et al.  Measurement of the Interface Trap and Dielectric Charge Density in High- Gate Stacks , 2005 .

[15]  J. Cai,et al.  Interfacial electronic traps in surface controlled transistors , 2000 .

[16]  M. Denais,et al.  A thorough investigation of MOSFETs NBTI degradation , 2005, Microelectron. Reliab..

[17]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[18]  Gennadi Bersuker,et al.  Spatial distributions of trapping centers in HfO2∕SiO2 gate stacks , 2006 .

[19]  S. Tsujikawa.  SILC and NBTI in pMOSFETs With Ultrathin SiON Gate Dielectrics , 2007, IEEE Transactions on Electron Devices.

[20]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[21]  F. Nouri,et al.  On the dispersive versus arrhenius temperature activation of nbti time evolution in plasma nitrided gate oxides: measurements, theory, and implications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[22]  G. Bersuker,et al.  An Accurate Lifetime Analysis Methodology Incorporating Governing NBTI Mechanisms in High-k/SiO2 Gate Stacks , 2006, 2006 International Electron Devices Meeting.

[23]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[24]  G. Bersuker,et al.  Spatial Distributions of Trapping Centers in $ \hbox{HfO}_{2}/\hbox{SiO}_{2}$ Gate Stack , 2007, IEEE Transactions on Electron Devices.

[25]  G. Bersuker,et al.  Measurement of the interface trap and dielectric charge density in high-/spl kappa/ gate stacks , 2005, IEEE Transactions on Device and Materials Reliability.

[26]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[27]  Y. Yeo,et al.  Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric , 2006, 2006 International Electron Devices Meeting.

[28]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[29]  D. Bauza.  Extraction of Si-SiO2 interface trap densities in MOS structures with ultrathin oxides , 2002, IEEE Electron Device Letters.