论文信息 - Temperature and process invariant MOS-based reference current generation circuits for sub-1V operation

Temperature and process invariant MOS-based reference current generation circuits for sub-1V operation

Measurements on a prototype chip, implemented in a 150nm logic process technology, validate the theories for two sub-1V MOS reference current generator circuits and show that 2X reduction in current variation is achievable across extremes of both process and temperature.

Vivek De | Siva G. Narendra | Stephen Tang

[1] S. Narendra,et al. Sub-1 V process-compensated MOS current generation without voltage reference , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[2] Hitoshi Shiga,et al. A CMOS band-gap reference circuit with sub 1 V operation , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3] Young Soo Sohn,et al. A Temperature and Supply Insensitive CMOS Current Reference Using a Square Root Circuit , 1997 .

[4] C.-H. Lee,et al. All-CMOS temperature independent current reference , 1996 .

[5] J. Fellrath,et al. CMOS analog integrated circuits based on weak inversion operations , 1977 .

[6] David J. Comer,et al. A CMOS Voltage to Current Converter for Low Voltage Applications , 2001 .

[7] Eric A. Vittoz. The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .