Research on Real-time Implementation of Spaceborn Viterbi Decoder

In order to meet requirements of BER of satellite-to-ground and satellite-to-satellite communication in space TT&C communication system, this paper investigates the FPGA real-time implementation technology of space-borne Viterbi decoder algorithm. A novel method based on dual-port RAM is proposed as the survivor path management solution. Besides, a series of methods, such as path-cutting, parallelized Adding-Comparison-Selection computing and soft-decision, are adopted to further improve the performance of Viterbi decoding. Compared to the conventional decoder, the Viterbi decoder based on XC2V6000-4 FPGA has advantages of short delay, good real-time performance and low hardware complexity with the speed of maximum output data rate to 116Mbps.

[1]  Tae-Jin Kim,et al.  High performance Viterbi decoder using modified register exchange methods , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  P. Glenn Gulak,et al.  Architectural tradeoffs for survivor sequence memory management in Viterbi decoders , 1993, IEEE Trans. Commun..

[3]  Dan Schnackenberg,et al.  Statistical approaches to DDoS attack detection and response , 2003, Proceedings DARPA Information Survivability Conference and Exposition.

[4]  Nor Kamariah Noordin,et al.  Implementation of convolutional encoder and Viterbi decoder using VHDL , 2009, 2009 IEEE Student Conference on Research and Development (SCOReD).

[5]  Subir K. Roy,et al.  Design and implementation of a Viterbi decoder using FPGAs , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[6]  C. Vinoth,et al.  Implementation of Convolutional encoder and Viterbi decoder using Verilog HDL , 2011, 2011 3rd International Conference on Electronics Computer Technology.