A new dynamic gain control algorithm for speed enhancement of digital-phase locked loops (DPLLs)
暂无分享,去创建一个
[1] Mohammed Ismail,et al. A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[2] Tanmoy Banerjee,et al. Phase error dynamics of a class of modified second-order digital phase-locked loops in the background of cochannel interference , 2005, Signal Process..
[3] Tzi-Dar Chiueh,et al. Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer , 2001 .
[4] Santanu Chattopadhyay,et al. Novel quick-response, digital phase-locked loop , 1988 .
[5] H. Osborne,et al. Stability Analysis of an Nth Power Digital Phase-Locked Loop - Part II: Second- and Third-Order DPLL's , 1980, IEEE Transactions on Communications.
[6] G. Taylor,et al. On-die clock jitter detector for high speed microprocessors , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[7] W.C. Lindsey,et al. A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.
[8] Robert C. Hilborn,et al. Chaos And Nonlinear Dynamics: An Introduction for Scientists and Engineers , 1994 .
[9] Greg M. Bernstein,et al. Nonlinear dynamics of a digital phase locked loop , 1989, IEEE Trans. Commun..
[10] Tanmoy Banerjee,et al. Phase error dynamics of a class of DPLLs in presence of cochannel interference , 2005, Signal Process..
[11] P. Laguna,et al. Signal Processing , 2002, Yearbook of Medical Informatics.
[12] Mariusz Zóltowski,et al. Some advances and refinements in digital phase-locked loops (DPLLs) , 2001, Signal Process..