Power aware design of superscalar architecture for high performance DSP operations
暂无分享,去创建一个
[1] Ravi Shankar,et al. Cache optimization for mobile devices running multimedia applications , 2004, IEEE Sixth International Symposium on Multimedia Software Engineering.
[2] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[3] Shahid Masud,et al. Efficient Sample Rate Conversion for Multi-Standard Software Defined Radios , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.
[4] Raymond R. Hill. An analytical comparison of optimization problem generation methodologies , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).
[5] T. Ray,et al. A framework for optimization using approximate functions , 2003, The 2003 Congress on Evolutionary Computation, 2003. CEC '03..
[6] T. Givargis,et al. Cache optimization for embedded processor cores: an analytical approach , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).
[7] Victor V. Zyuban,et al. Optimization of high-performance superscalar architectures for energy efficiency , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[8] David J. Lilja,et al. Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations , 2006, IEEE Transactions on Computers.
[9] James E. Smith,et al. The microarchitecture of superscalar processors , 1995, Proc. IEEE.
[10] F. Abdullah,et al. Multilevel optimization of speech coding algorithms for modern DSP architectures , 2005, PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005..
[11] Vivek Tiwari,et al. Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[12] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[13] S. Atukorala,et al. Branch prediction methods used in modern superscalar processors , 1997, Proceedings of ICICS, 1997 International Conference on Information, Communications and Signal Processing. Theme: Trends in Information Systems Engineering and Wireless Multimedia Communications (Cat..
[14] Trevor N. Mudge,et al. The bi-mode branch predictor , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[15] Margaret Martonosi,et al. Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques , 1999, IEEE Trans. Computers.
[16] Sumedh W. Sathaye,et al. System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design , 2000, IEEE Trans. Very Large Scale Integr. Syst..