Low-power static and dynamic high-voltage CMOS level-shifter circuits

Pseudo-NMOS level-shifters consume large static current making them unsuitable for portable devices implemented with HV CMOS. Dynamic level-shifters help reduce power consumption. To reduce on-current to a minimum (sub-nanoamp), modifications are proposed to existing pseudo-NMOS and dynamic level-shifter circuits. A low power three transistor static level-shifter design with a resistive load is also presented.

[1]  H. De Smet,et al.  Low-power high-voltage CMOS level-shifters for liquid crystal display drivers , 2000, ICM'99. Proceedings. Eleventh International Conference on Microelectronics (IEEE Cat. No.99EX388).

[2]  Y. Savaria,et al.  A dynamically controlled and refreshed low-power level-up shifter , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[3]  Yvon Savaria,et al.  High Voltage Interfaces for CMOS/DMOS Technologies , 2003 .

[4]  C. Bliss,et al.  Rapid fabrication of a microfluidic device with integrated optical waveguides for DNA fragment analysis. , 2007, Lab on a chip.

[5]  Y. Savaria,et al.  Robust design of a dynamically controlled low-power level-up shifter operating up to 300 V , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[6]  M. Schubert,et al.  5 V-to-75 V CMOS output interface circuits , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.