Quasi-static adiabatic logic 2N-2N2P2D family

A new quasi-static adiabatic logic family called 2N-2N2P2D is presented. Compared with previous dynamic adiabatic logic, the quasi-static one makes great improvements in power saving by eliminating redundant capacitive node charge/discharge and in compatibility with conventional CMOS circuits. Comprehensive circuit simulations show that about 40% power saving can be achieved compared to the 2N-2N2D logic, and up to 70% compared to conventional CMOS logic.

[1]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[2]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[3]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[4]  Suhwan Kim,et al.  True single-phase energy-recovering logic for low-power, high-speed VLSI , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[5]  K. Lau,et al.  Improved Adiabatic Pseudo Domino Logic 2 (IAPDL-2) , 2003 .

[6]  K. T. Lau,et al.  Four-phase improved adiabatic pseudo-domino logic , 1998 .

[7]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[8]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[9]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[10]  Nestoras Tzartzanis,et al.  Clock-powered CMOS: a hybrid adiabatic logic style for energy-efficient computing , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.