Computationally Efficient Neural Feature Extraction for Spike Sorting in Implantable High-Density Recording Systems

Modern microelectrode arrays acquire neural signals from hundreds of neurons in parallel that are subsequently processed for spike sorting. It is important to identify, extract, and transmit appropriate features that allow accurate spike sorting while using minimum computational resources. This paper describes a new set of spike sorting features, explicitly framed to be computationally efficient and shown to outperform principal component analysis (PCA)-based spike sorting. A hardware friendly architecture, feasible for implantation, is also presented for detecting neural spikes and extracting features to be transmitted for off chip spike classification. The proposed feature set does not require any off-chip training, and requires about 5% of computations as compared to the PCA-based features for the same classification accuracy, tested for spike trains with a broad range of signal-to-noise ratio. Our simulations show a reduction of required bandwidth to about 2% of original data rate, with an average classification accuracy of greater than 94% at a typical signal to noise ratio of 5 dB.

[1]  Rizwan Bashirullah,et al.  An adaptive neural spike detector with threshold-lock loop , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[3]  Jack W. Judy,et al.  Guest Editorial Special Section on Wireless Neural Interfaces , 2009 .

[4]  A. Zviagintsev,et al.  Low-Power Architectures for Spike Sorting , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[5]  Ueli Rutishauser,et al.  Online detection and sorting of extracellularly recorded action potentials in human medial temporal lobe recordings, in vivo , 2006, Journal of Neuroscience Methods.

[6]  J.C. Sanchez,et al.  A Pulse-Based Feature Extractor for Spike Sorting Neural Signals , 2007, 2007 3rd International IEEE/EMBS Conference on Neural Engineering.

[7]  Awais M. Kamboh,et al.  Area-Power Efficient VLSI Implementation of Multichannel DWT for Data Compression in Implantable Neuroprosthetics , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[8]  M S Lewicki,et al.  A review of methods for spike sorting: the detection and classification of neural action potentials. , 1998, Network.

[9]  M. Ghovanloo,et al.  Using Pulse Width Modulation for Wireless Transmission of Neural Signals in Multichannel Neural Recording Systems , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[10]  John P. Donoghue,et al.  Automated spike sorting using density grid contour clustering and subtractive waveform decomposition , 2007, Journal of Neuroscience Methods.

[11]  M. Abeles,et al.  Multispike train analysis , 1977, Proceedings of the IEEE.

[12]  Patrick D. Wolf,et al.  Evaluation of spike-detection algorithms fora brain-machine interface application , 2004, IEEE Transactions on Biomedical Engineering.

[13]  Alex Zviagintsev,et al.  Algorithms and architectures for low power spike detection and alignment , 2006, Journal of neural engineering.

[14]  S. Mukhopadhyay,et al.  A new interpretation of nonlinear energy operator and its efficacy in spike detection , 1998, IEEE Transactions on Biomedical Engineering.

[15]  W.R. Patterson,et al.  Active Microelectronic Neurosensor Arrays for Implantable Brain Communication Interfaces , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[16]  J. Mason Andrew,et al.  On-chip feature extraction for spike sorting in high density implantable neural recording systems , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[17]  K.V. Shenoy,et al.  Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems , 2005, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[18]  R.R. Harrison,et al.  HermesC: Low-Power Wireless Neural Recording System for Freely Moving Primates , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[19]  R.R. Harrison,et al.  Wireless Neural Recording With Single Low-Power Integrated Circuit , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[20]  Rizwan Bashirullah,et al.  Neural cache: A low-power online digital spike-sorting architecture , 2008, 2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[21]  Khalil Najafi,et al.  Towards a button-sized 1024-site wireless cortical microstimulating array , 2003 .

[22]  M. Sawan,et al.  An Ultra Low-Power CMOS Automatic Action Potential Detector , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[23]  Qi Zhao,et al.  Spike Feature Extraction Using Informative Samples , 2008, NIPS.

[24]  Sung June Kim,et al.  Neural spike sorting under nearly 0-dB signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier , 2000, IEEE Transactions on Biomedical Engineering.

[25]  R. Sarpeshkar,et al.  A Bidirectional Wireless Link for Neural Prostheses that Minimizes Implanted Power Consumption , 2007, 2007 IEEE Biomedical Circuits and Systems Conference.

[26]  W. Liu,et al.  A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[27]  Scott K. Arfin,et al.  Low-Power Circuits for Brain-Machine Interfaces , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[28]  M. Aghagolzadeh,et al.  Compressed and Distributed Sensing of Neuronal Activity for Real Time Spike Train Decoding , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[29]  Dejan Markovic,et al.  Comparison of spike-sorting algorithms for future hardware implementation , 2008, 2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.