Disjoint Pattern Enumeration for Custom Instructions Identification
暂无分享,去创建一个
[1] Majid Sarrafzadeh,et al. Instruction generation and regularity extraction for reconfigurable processors , 2002, CASES '02.
[2] Kiyoung Choi,et al. Efficient instruction encoding for automatic instruction set design of configurable ASIPs , 2002, ICCAD 2002.
[3] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[4] John Beidler,et al. Data Structures and Algorithms , 1996, Wiley Encyclopedia of Computer Science and Engineering.
[5] Scott A. Mahlke,et al. Processor Acceleration Through Automated Instruction Set Customization , 2003, MICRO.
[6] Ricardo E. Gonzalez,et al. Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.
[7] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[8] Tulika Mitra,et al. Efficient Custom Instruction Identification with Exact Enumeration , 2007 .
[9] Günhan Dündar,et al. An integer linear programming approach for identifying instruction-set extensions , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[10] Paolo Ienne,et al. Automatic topology-based identification of instruction-set extensions for embedded processors , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[11] Kingshuk Karuri,et al. A design flow for configurable embedded processors based on optimized instruction set extension synthesis , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[12] Jeffrey M. Arnold,et al. S5: the architecture and development flow of a software configurable processor , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..
[13] Doug Burger,et al. Evaluating Future Microprocessors: the SimpleScalar Tool Set , 1996 .
[14] Stamatis Vassiliadis,et al. Automatic selection of application-specific instruction-set extensions , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[15] Tulika Mitra,et al. Scalable custom instructions identification for instruction-set extensible processors , 2004, CASES '04.
[16] Robert K. Brayton,et al. HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).
[17] Tulika Mitra,et al. Characterizing embedded applications for instruction-set extensible processors , 2004, Proceedings. 41st Design Automation Conference, 2004..
[18] Krishna V. Palem,et al. Adaptive explicitly parallel instruction computing , 2001 .
[19] Paolo Ienne,et al. Exact and approximate algorithms for the extension of embedded processor instruction sets , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] Henk Corporaal,et al. Designing domain-specific processors , 2001, CODES '01.
[21] Geoffrey Brown,et al. Lx: a technology platform for customizable VLIW embedded processing , 2000, ISCA '00.
[22] Jason Cong,et al. Application-specific instruction generation for configurable processor architectures , 2004, FPGA '04.
[23] Andreas Moshovos,et al. CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit , 2000, ISCA '00.