Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation

CMOS based circuits are more susceptible to the radiation environment as the critical charge (Qcrit) decreases with technology scaling. A single ionizing radiation particle is more likely to upset the sensitive nodes of the circuit and causes Single Event Upset (SEU). Subsequently, hardening latches to transient faults at control inputs due to either single or multi-nodes is progressively important. This paper proposes a Fully Robust Triple Modular Redundancy (FRTMR) latch. In FRTMR latch, a novel majority voter circuit is proposed with a minimum number of sensitive nodes. It is highly immune to single and multi-node upsets. The proposed latch is implemented using CMOS 45 nm process and is simulated in cadence spectre environment. Results demonstrate that the proposed latch achieves 17.83 % low power and 13.88 % low area compared to existing Triple Modular Redundant (TMR) latch. The current induced due to transient fault occurrence at various sensitive nodes are exhibited with a double exponential current source for circuit simulation with a minimum threshold current value of 40 µA.

[1]  Xin Liu,et al.  Multiple Node Upset-Tolerant Latch Design , 2019, IEEE Transactions on Device and Materials Reliability.

[2]  Huaguo Liang,et al.  A High Performance SEU Tolerant Latch , 2015, J. Electron. Test..

[3]  Pei Liu,et al.  A power-delay-product efficient and SEU-tolerant latch design , 2017, IEICE Electron. Express.

[4]  Tianqi Wang,et al.  Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology , 2015, Microelectron. Reliab..

[5]  Bulusu Anand,et al.  High performance energy efficient radiation hardened latch for low voltage applications , 2019, Integr..

[6]  Zhengfeng Huang,et al.  Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS , 2017, Microelectron. J..

[7]  Wei Chen,et al.  Modeling the Dependence of Single-Event Transients on Strike Location for Circuit-Level Simulation , 2019, IEEE Transactions on Nuclear Science.

[8]  Ken Choi,et al.  Low cost and highly reliable hardened latch design for nanoscale CMOS technology , 2012, Microelectron. Reliab..

[10]  Joycee Mekie,et al.  Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).

[11]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[12]  R. Wong,et al.  Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology , 2011, IEEE Transactions on Nuclear Science.

[13]  Lawrence T. Clark,et al.  Physically Based Predictive Model for Single Event Transients in CMOS Gates , 2016, IEEE Transactions on Electron Devices.

[14]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[15]  Huaguo Liang,et al.  An SEU resilient, SET filterable and cost effective latch in presence of PVT variations , 2016, Microelectron. Reliab..

[16]  William H. Robinson,et al.  Modeling of Single Event Transients With Dual Double-Exponential Current Sources: Implications for Logic Cell Characterization , 2015, IEEE Transactions on Nuclear Science.

[17]  Hui Xu,et al.  An advanced SEU tolerant latch based on error detection , 2018 .

[18]  Huang Zhengfeng,et al.  A novel radiation hardened by design latch , 2009 .

[19]  Mahdi Fazeli,et al.  Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation , 2013, Microelectron. Reliab..

[20]  Fabrizio Lombardi,et al.  Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Ken Choi,et al.  Novel radiation hardened latch design considering process, voltage and temperature variations for nanoscale CMOS technology , 2011, Microelectron. Reliab..

[22]  Srivatsan Chellappa,et al.  High Performance Low Power Pulse-Clocked TMR Circuits for Soft-Error Hardness , 2015, IEEE Transactions on Nuclear Science.