Integration of High Aspect Ratio Tapered Silicon Via for Silicon Carrier Fabrication

This paper provides a detailed overview of silicon carrier-based packaging for 3-D system in packaging application. In this work the various critical process modules that play a vital role in the integration and fabrication of silicon carrier with high aspect ratio tapered through-silicon interconnections have been explained and discussed with experimental data. A method of fabricating tapered deep silicon via in a three-step approach has been developed and characterized which controls via depth, sidewall profile, and surface roughness effectively. A low-temperature dielectric deposition process is also developed that has minimum residual stress and good dielectric coverage on the via sidewall. The above processes were then integrated with back-end processes like seed metallization, copper electroplating, chemical mechanical polishing, and wafer thinning to realize a fully integrated silicon carrier fabrication technology. The silicon carriers were finally assembled and tested for through silicon interconnection.

[1]  Pasqualina M. Sarro,et al.  Temperature influence on etching deep holes with SF6/O2 cryogenic plasma , 2002 .

[2]  Ranganathan Nagarajan,et al.  Development of dual-etch via tapering process for through-silicon interconnection , 2007 .

[3]  N. Balasubramanian,et al.  Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems , 2006, 56th Electronic Components and Technology Conference 2006.

[4]  Bo Tan,et al.  Deep micro hole drilling in a silicon substrate using multi-bursts of nanosecond UV laser pulses , 2005 .

[5]  H. Ashraf,et al.  DRY SILICON ETCHING FOR MEMS , 1997 .

[6]  Min-Hang Weng,et al.  Loss characteristics of silicon substrate with different resistivities , 2006 .

[7]  Ha-Duong Ngo,et al.  Plasma Etching of Tapered Features in Silicon for MEMS and Wafer Level Packaging Applications , 2006 .

[8]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[9]  X. Baillin,et al.  Through silicon vias technology for CMOS image sensors packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[10]  Kin Leong Pey,et al.  A study of thermo-mechanical stress and its impact on through-silicon vias , 2008 .

[11]  James D. Meindl,et al.  Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.

[12]  C. Tan,et al.  Stress-induced voiding study in integrated circuit interconnects , 2008 .

[13]  N. Marenco,et al.  Interconnect Challenges in Highly Integrated MEMS/ASIC Subsystems , 2008, ArXiv.

[14]  H. Ryssel,et al.  Simulation of the influence of via sidewall tapering on step coverage of sputter-deposited barrier layers , 2002 .

[15]  Thomas P. Moffat,et al.  Superfilling and the curvature enhanced accelerator coverage mechanism , 2004 .

[16]  Robert C. Frye,et al.  Silicon-on-silicon MCMs with integrated passive components , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[17]  V. Kripesh,et al.  Three-dimensional system-in-package using stacked silicon platform technology , 2005, IEEE Transactions on Advanced Packaging.

[18]  Nobuo Hayasaka,et al.  Silicon interposer technology for high-density package , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[19]  M. Puech,et al.  Fabrication of 3D packaging TSV using DRIE , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.

[20]  Miko Elwenspoek,et al.  High resolution powder blast micromachining , 2000, Proceedings IEEE Thirteenth Annual International Conference on Micro Electro Mechanical Systems (Cat. No.00CH36308).

[21]  Rao Tummala,et al.  Fundamentals of Microsystems Packaging , 2001 .

[22]  W. Lang,et al.  Silicon microstructuring technology , 1996 .

[23]  T. Moffat,et al.  An Exact Algebraic Solution for the Incubation Period of Superfill , 2004 .

[24]  Panayotis C. Andricacos,et al.  Damascene copper electroplating for chip interconnections , 1998, IBM J. Res. Dev..

[25]  S. Denda.  Process Examination of Through Silicon Via Technologies , 2007, Polytronic 2007 - 6th International Conference on Polymers and Adhesives in Microelectronics and Photonics.

[26]  Rama Puligadda,et al.  High-Performance Temporary Adhesives for Wafer Bonding Applications , 2006 .

[27]  S. Muthukumar,et al.  Fabrication and electrical characterization of 3D vertical interconnects , 2006, 56th Electronic Components and Technology Conference 2006.

[28]  Rozalia Beica,et al.  Copper electrodeposition for 3D integration , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.