Efficient Utilization of FPGA Using LUT-6 Architecture
暂无分享,去创建一个
Field Programmable gate array (FPGA) technology is continuously gaining market share and becoming essential part of the today’s modern embedded systems. The most common FPGA architecture consists of an array of logic blocks called Configurable Logic Block (CLB), I/O pads, and routing channels. In general, a logic block (CLB) consists of logical cells called Slices and other dedicated resources. A typical cell consists of LUTs (Look up table). In modern FPGAs, there are 6-input LUTs instead of 4-input LUTs. In this paper we present the use of 6-input LUT architecture for some Boolean functions (Mux8, Mux16, Mux32, Mux64, SOP64, OR40 and AND40).we show our results in terms of LUTs and Slices and these results are much better as compare to previously reported results that based on 4-input LUTs.
[1] Athar Mahboob,et al. Optimal utilization of available reconfigurable hardware resources , 2011, Comput. Electr. Eng..
[2] Clive ldMax rd Maxfield,et al. The design warrior's guide to FPGAs , 2004 .
[3] Athar Mahboob,et al. Efficient resource utilization of FPGAs , 2009, FIT.