Static noise margin and power dissipation analysis of various SRAM topologies

In this paper we analyze and compare 8 different SRAM cell topologies that are suitable for low power embedded memory design in terms of power consumption, area, static noise margin (SNM) and read and write delays, which are the basic parameters affecting the performance of an SRAM cell. The circuit simulation and analysis were carried out using HSPICE for 45 nm technology node. The SNM of each cell is examined analytically using SLL (Seevinck, List and Lohstroh) method. Throughout the design and analysis VDD is kept at 1.2V. For the determination of Read and Write Margin of SRAM cells, the cell ratio is kept at 3 and the pull up ratio is kept at 2 throughout the design. Our results will enable memory circuit designers to choose the appropriate SRAM cell for the required SNM and power consumption.

[1]  Yong-Bin Kim,et al.  A novel sort error hardened 10T SRAM cells for low voltage operation , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[2]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[3]  Young Bok Kim,et al.  A low power 8T SRAM cell design technique for CNFET , 2008, 2008 International SoC Design Conference.

[4]  Kenichi Osada,et al.  Low power and reliable SRAM memory cell and array design , 2011 .

[5]  Tsutomu Yoshihara,et al.  A new 7-transistor SRAM cell design with high read stability , 2010, 2010 International Conference on Electronic Devices, Systems and Applications.

[6]  Magdy A. Bayoumi,et al.  Novel 7T sram cell for low power cache design , 2005, Proceedings 2005 IEEE International SOC Conference.

[7]  A. Sil,et al.  A Novel 90nm 8T SRAM Cell With Enhanced Stability , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[8]  Manoj Sachdev,et al.  CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test , 2008 .

[9]  Li Chen,et al.  A New Loadless 4-Transistor SRAM Cell with a 0.18 µm CMOS Technology , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.