An FPGA Prototype for a Multiplierless FIR Filter Built Using the Logarithmic Number System

This paper describes the development of a prototype 64-tap multiplierless FIR filter based on the Logarithmic Number System (LNS). The circuit has been implemented and tested using a single Xilinx X64C64 device with external coefficient memory, data memory, ADC and DAC. The filter samples at 14KHz and runs at a rate of 895KHz (64 × 14KHz). This architecture is suitable for implementation using custom VLSI and can provide a compact, low-power solution to a number of simple filtering problems. It can also be expanded or cascaded to produce higher order filters.

[1]  Jeffrey H. Lang,et al.  Integrated-Circuit Logarithmic Arithmetic Units , 1985, IEEE Transactions on Computers.

[2]  N. Kingsbury,et al.  Digital filtering using logarithmic arithmetic , 1971 .

[3]  W. Snelgrove,et al.  High speed polyphase CIC decimation filters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[4]  T. Kurokawa,et al.  Error analysis of recursive digital filters implemented with logarithmic number systems , 1980 .

[5]  M. Combet,et al.  Computation of the Base Two Logarithm of Binary Numbers , 1965, IEEE Trans. Electron. Comput..

[6]  B. Hoefflinger,et al.  Efficient VLSI digital logarithmic codecs , 1991 .

[7]  D. Marino.  New Algorithms for the Approximate Evaluation in Hardware of Binary Logarithms and Elementary Functions , 1972, IEEE Transactions on Computers.

[8]  Steven W. Smith,et al.  The Scientist and Engineer's Guide to Digital Signal Processing , 1997 .

[9]  Carol Barrett.  Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications , 1997 .

[10]  Robert Plonsey,et al.  Bioelectromagnetism: Principles and Applications of Bioelectric and Biomagnetic Fields , 1995 .

[11]  P. Glenn Gulak,et al.  A Field-Programmable Mixed-Analog-Digital Array , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[12]  M. Koen.  High performance analog to digital converter architectures , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.