Mutual inductance modeling for multiple RLC interconnects with application to shield insertion
暂无分享,去创建一个
[1] Prashant Saxena,et al. On integrating power and signal routing for shield count minimization in congested regions , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Kenneth L. Shepard,et al. Return-limited inductances: a practical approach to on-chipinductance extraction , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Kwyro Lee,et al. A unified RLC model for high-speed on-chip interconnects , 2003 .
[4] Eby G. Friedman,et al. Decoupling technique and crosstalk analysis for coupled RLC interconnects , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[5] Mattan Kamon,et al. FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.
[6] A. E. Ruehii. Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .
[7] Eby G. Friedman,et al. Crosstalk noise model for shielded interconnects in VLSI-based circuits , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..
[8] Sharad Mehrotra,et al. Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).