论文信息 - Statistical modeling of MOS devices for parametric yield prediction

Statistical modeling of MOS devices for parametric yield prediction

Abstract In the manufacturing of VLSI circuits, engineering designs should take into consideration random variations arising from processing. In this paper, statistical modeling of MOS devices is reviewed, and effective and practical models are developed to predict the performance spread (i.e., parametric yield) of MOS devices and circuits due to the process variations. To illustrate their applications, the models are applied to the 0.25 μm CMOS technology, and measured data are included in support of the model calculations.

[1] Marc Rocchi,et al. Realistic statistical worst-case simulations of VLSI circuits , 1991 .

[2] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[3] Mohammed Ismail,et al. Statistical Modeling for Computer-Aided Design of Mos VLSI Circuits , 1993 .

[4] Sani R. Nassif,et al. A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5] Mohammed Ismail,et al. Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .

[6] Daniel P. Foty,et al. MOSFET Modeling With SPICE: Principles and Practice , 1996 .

[7] I. C. Kizilyalli,et al. Predictive worst case statistical modeling of 0.8- mu m BICMOS bipolar transistors: a methodology based on process and mixed device/circuit level simulators , 1993 .