A high-throughput reconfigurable Viterbi decoder

A reconfigurable Viterbi decoder with high throughput and low complexity is presented in this paper. The proposed Viterbi decoder supports constraint lengths ranging from 3–9, code rates in the range of 1/2–1/3, and arbitrary truncation lengths. The decoder achieves a low bit error ratio in multiple standards, such as GPRS, WiMax, LTE, CDMA, and 3G. The proposed decoder is implemented on Xilinx XC5VLX330 device and the frequency achieved is 202 MHz with the throughput of 202 Mbps, which is apparently superior to the other current reconfigurable Viterbi decoders on the FPGA platform.

[1]  A.Z. Sha'ameri,et al.  Configurable adaptive Viterbi decoder for GPRS, EDGE and Wimax , 2007, 2007 IEEE International Conference on Telecommunications and Malaysia International Conference on Communications.

[2]  Yu Zhang,et al.  A block-based parallel decoding architecture for convolutional codes , 2010, 2010 5th International ICST Conference on Communications and Networking in China.

[3]  J.R. Cavallaro,et al.  A reconfigurable Viterbi decoder architecture , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[4]  Kelvin Yi-Tse Lai.  A high-speed low-power pipelined Viterbi Decoder: breaking the ACS-bottleneck , 2010, The 2010 International Conference on Green Circuits and Systems.

[5]  Yiqun Zhu,et al.  Reconfigurable Viterbi decoding using a new ACS pipelining technique , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[6]  Poras T. Balsara,et al.  Application Specific Instruction Accelerator for Multistandard Viterbi and Turbo Decoding , 2010, 2010 39th International Conference on Parallel Processing Workshops.

[7]  Dennis Goeckel,et al.  A dynamically reconfigurable adaptive viterbi decoder , 2002, FPGA '02.

[8]  Pisana Placidi,et al.  A Multi-Standard Reconfigurable Viterbi Decoder using Embedded FPGA Blocks , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[9]  Dennis Goeckel,et al.  A reconfigurable, power-efficient adaptive Viterbi decoder , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  R. Cumplido,et al.  A Runtime Reconfigurable Architecture for Viterbi Decoding , 2006, 2006 3rd International Conference on Electrical and Electronics Engineering.

[11]  Harald Haas,et al.  Asilomar Conference on Signals, Systems, and Computers , 2006 .

[12]  Joseph R. Cavallaro,et al.  Viturbo: a reconfigurable architecture for Viterbi and turbo decoding , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[13]  Nader Bagherzadeh,et al.  A Multi-Standard Viterbi Decoder for Mobile Applications Using a Reconfigurable Architecture , 2006, IEEE Vehicular Technology Conference.

[14]  Rizwan Rasheed.  Reconfigurable Viterbi decoder for mobile platform , 2005 .