Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing

Abstract In this paper, novel circuit topologies for near-threshold computing (NTC) are proposed and evaluated. Three separate dynamic differential signaling based logic (DDSL) families are developed in a 130 nm technology to operate at 400 mV and 450 mV. The proposed logic families outperform contemporary CMOS and current-mode logic (CML) circuits implemented for near-threshold. The DDSL families are described as dynamic current-mode logic (DCML), latched DCML (LDCML), and dynamic feedback current-mode logic (DFCML). Simulation and analysis are performed through implementation of boolean functions and a 4×4 bit array multiplier. At a 450 mV supply voltage, the total power of the 4×4 DFCML multiplier is reduced to 0.95× and 0.009×, while the maximum operating frequency is improved by 1.4× and 1.12× as compared to, respectively, a CMOS and CML multiplier. The DCML multiplier consumes 1.48× the power while improving fmax by 1.65× as compared to a CMOS multiplier. A chain of four inverters implemented with the developed dynamic logic families exhibited an energy delay product (EDP) of 0.27× and 0.016× that of, respectively, CMOS and CML implementations. The mean noise margins, also evaluated with a chain of inverters, of DFCML and LDCML are at least 2.5× greater than that of CMOS.

[1]  David Blaauw,et al.  An Energy Efficient Parallel Architecture Using Near Threshold Operation , 2007, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007).

[2]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[3]  Shahin Nazarian,et al.  Dynamic thermal management for FinFET-based circuits exploiting the temperature effect inversion phenomenon , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[4]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[5]  David Blaauw,et al.  Energy efficient near-threshold chip multi-processing , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[6]  Mark Anders,et al.  Near-threshold voltage (NTV) design — Opportunities and challenges , 2012, DAC Design Automation Conference 2012.

[7]  Shahin Nazarian,et al.  TEI-power , 2017, ACM Trans. Design Autom. Electr. Syst..

[8]  Mehdi B. Tahoori,et al.  Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[10]  Emre Salman,et al.  High Performance Integrated Circuit Design , 2012 .

[11]  P. Ng,et al.  Performance of CMOS differential circuits , 1996 .

[12]  Mircea R. Stan,et al.  SRAM based Opportunistic Energy Efficiency Improvement in Dual-Supply Near-Threshold Processors , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[13]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[14]  Fernando Gehm Moraes,et al.  Static Differential NCL Gates: Toward Low Power , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Shichang Zou,et al.  Single-Event Transient Characterization of a Radiation-Tolerant Charge-Pump Phase-Locked Loop Fabricated in 130 nm PD-SOI Technology , 2016, IEEE Transactions on Nuclear Science.

[16]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[17]  Eby G. Friedman,et al.  Architecting a MOS current mode logic (MCML) processor for fast, low noise and energy-efficient computing in the near-threshold regime , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[18]  Ioannis Savidis,et al.  Reusing Leakage Current for Improved Energy Efficiency of Multi-Voltage Systems , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[19]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[20]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[21]  R. M. Swanson,et al.  Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .

[22]  Gu-Yeon Wei,et al.  Characterizing and evaluating voltage noise in multi-core near-threshold processors , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[23]  Massoud Pedram,et al.  TEI-NoC: Optimizing Ultralow Power NoCs Exploiting the Temperature Effect Inversion , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Giovanni De Micheli,et al.  Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[26]  Keith A. Bowman,et al.  Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[27]  M. Rahman,et al.  Statistical methods for the estimation of process variation effects on circuit operation , 2005, IEEE Transactions on Electronics Packaging Manufacturing.

[28]  David Blaauw,et al.  Near-threshold computing in FinFET technologies: Opportunities for improved voltage scalability , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[29]  Masakazu Yamashina,et al.  An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .

[30]  Leibo Liu,et al.  An Energy Efficient JPEG Encoder with Neural Network Based Approximation and Near-Threshold Computing , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[31]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[32]  Jan M. Rabaey,et al.  Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic , 2009, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[33]  Jörg Henkel,et al.  Reliability in Super- and Near-Threshold Computing: A Unified Model of RTN, BTI, and PV , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Mehdi Baradaran Tahoori,et al.  A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[35]  Alexander Fish,et al.  An 88-fJ/40-MHz [0.4 V]–0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 $\times$ 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI , 2019, IEEE Journal of Solid-State Circuits.

[36]  Massimo Alioto,et al.  A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  Eby G. Friedman,et al.  MOS Current Mode Logic Near Threshold Circuits , 2014 .

[38]  Ioannis Savidis,et al.  Robust near-threshold inverter with improved performance for ultra-low power applications , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[39]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .