Candidate Subcircuit Generation to Facilitate Identification of High-Level Components in Logic Circuits