Video surveillance application based on application specific vector processors

Current video surveillance applications put higher demand both on processing power and personal privacy. This results in new video processing solutions being based on smart cameras. This paper presents a sample implementation of a system that implements core functions of a smart camera - motion detection and labelling - in an FPGA. The implementation is based on the data-flow ASVP platform extended with a number of selection operations that enable to implement constructs with conditional branching. Experimental performance results and power consumption data are presented for an actual implementation in the Xilinx SP605 board.

[1]  P. KaewTrakulPong,et al.  An Improved Adaptive Background Mixture Model for Real-time Tracking with Shadow Detection , 2002 .

[2]  William J. Dally,et al.  A bandwidth-efficient architecture for media processing , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.

[3]  Chng Eng Siong,et al.  Foreground motion detection by difference-based spatial temporal entropy image , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[4]  Petr Honzík,et al.  The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[5]  H. Peter Hofstee Heterogeneous Multi-core Processors: The Cell Broadband Engine , 2009, Multicore Processors and Systems.

[6]  Milan Sonka,et al.  Image Processing, Analysis and Machine Vision , 1993, Springer US.

[7]  François Berry,et al.  Smart Cameras: Technologies and Applications , 2009 .

[8]  Thomas S. Huang,et al.  Image processing , 1971 .

[9]  Qi Tian,et al.  Foreground object detection from videos containing complex background , 2003, MULTIMEDIA '03.

[10]  Petr Honzík,et al.  Reducing Instruction Issue Overheads in Application-Specific Vector Processors , 2012, 2012 15th Euromicro Conference on Digital System Design.