A 10 bit low-power CMOS D/A converter with on-chip gain error compensation

This paper describes a 10-bit, 500 kHz, low-power steering-current CMOS D/A converter for portable communications. A triple-segmented architecture is used to improve the linearity while minimizing the circuit area and gain error compensating circuitry is employed to correct for full-scale errors. The prototype chip fabricated in a 1.2 /spl mu/m standard CMOS technology occupies less than 0.45 mm/sup 2/ and consumes less than 2.4 mW for a 1 V output swing at 5 V supply. Full-scale voltage errors due to chip-to-chip variations are better than /spl plusmn/3% and below /spl plusmn/43 ppm//spl deg/C for temperature drifts in the range -30/spl deg/C to +85/spl deg/C.

[1]  P. Senn,et al.  A 130 MHz 8-Bit CMOS Video DAC for HDTV Applications , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[2]  C.A.T. Salama,et al.  A 10 bit semi-automatic current mode DAC , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[3]  Jose E. Franca,et al.  A CMOS steering-current multiplying digital-to-analog converter , 1995 .

[4]  J. E. Franca,et al.  A high-speed programmable CMOS interface system combining D/A conversion and FIR filtering , 1994 .

[5]  I. J. Dedic,et al.  A 10-bit high speed CMOS CAS macrocell , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[7]  C. Andre T. Salama,et al.  A 10 Bit Semi-Algorithmic Current Mode DAC , 1993, ISCAS.