A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip

A highly energy-efficient on-chip communication network is crucial for the development of future multi-core chips. In this paper, a wideband millimeter-wave (mm-wave) transceiver was designed for the wireless Network-on-Chip (WiNoC) architecture. In order to reduce the power consumption of the transceiver, body-enabled circuit design techniques were implemented: Forward body-bias was used in the low-noise amplifier (LNA) and power amplifier (PA) circuits to lower the threshold voltages, reducing the supply voltage to 0.8 V. For up-and down-conversion mixers, power-hungry transconductance stages were eliminated by feeding the signals directly into the body terminals of the transistors. In addition, a novel feed-forward structure was designed to extend the bandwidth of the LNA at no cost in power consumption. Simulation results showed that the receiver has a double-sideband noise figure of less than 6 dB, and a peak gain of 20.5 dB, while the transmitter has an output P1dB of 0 dBm. The transceiver achieved an overall 3-dB bandwidth of 18 GHz. Compared with our previous design without body-enabled design techniques, the receiver power consumption was reduced by 20.3%.

[1]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[2]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[3]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[4]  Partha Pratim Pande,et al.  Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[5]  D.J. Allstot,et al.  Bandwidth Extension Techniques for CMOS Amplifiers , 2006, IEEE Journal of Solid-State Circuits.

[6]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[7]  Christof Teuscher,et al.  Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems , 2011, IEEE Transactions on Computers.

[8]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[9]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[10]  M. J. Deen,et al.  Effect of forward and reverse substrate biasing on low-frequency noise in silicon PMOSFETs , 2002 .

[11]  Benjamin Belzer,et al.  Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect , 2010, International Conference on Green Computing.

[12]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[13]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[14]  Ali Hajimiri,et al.  A millimeter-wave intra-connect solution , 2010, ISSCC 2010.

[15]  Jri Lee,et al.  A Low-Power Low-Cost Fully-Integrated 60-GHz Transceiver System With OOK Modulation and On-Board Antenna Assembly , 2009, IEEE Journal of Solid-State Circuits.

[16]  Christofer Toumazou,et al.  A low voltage bulk driven downconversion mixer core , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[17]  Duncan J. Watts,et al.  Collective dynamics of ‘small-world’ networks , 1998, Nature.

[18]  Timothy Mattson,et al.  A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[19]  Dowon Kim,et al.  A 6-Gb/s Wireless Inter-Chip Data Link Using 43-GHz Transceivers and Bond-Wire Antennas , 2009, IEEE Journal of Solid-State Circuits.

[20]  Kiyoung Choi,et al.  Instruction set synthesis with efficient instruction encoding for configurable processors , 2007, TODE.