Program Behavior and the Performance of Interleaved Memories

One of the major factors influencing the performance of an interleaved memory system is the behavior of the request sequence, but this is normally ignored. This paper examines this issue. Using trace driven simulations it is shown that the commonly used assumption, that each request is independently and equally likely to be to any module, is not valid. The duality of memory interference with paging behavior is noted and this suggests the use of the least-recently used stack model to model program behavior. Simulations indicate that this model is reasonably accurate. An accurate, though approximate, expression for the bandwidth is derived based upon this model.

[1]  Laszlo A. Belady,et al.  A Study of Replacement Algorithms for Virtual-Storage Computer , 1966, IBM Syst. J..

[2]  Robert O. Winder,et al.  Cache-based Computer Systems , 1973, Computer.

[3]  Alan Jay Smith,et al.  Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.

[4]  Alfred V. Aho,et al.  Principles of Optimal Page Replacement , 1971, J. ACM.

[5]  Donald E. Knuth,et al.  Activity in an Interleaved Memory , 1975, IEEE Transactions on Computers.

[6]  Herbert Hellerman,et al.  Digital Computer System Principles , 1967 .

[7]  Charles E. Skinner,et al.  Effects of Storage Contention on System Performance , 1969, IBM Syst. J..

[8]  Ivan Flores Derivation of a Waiting-Time Factor for a Multiple-Bank Memory , 1964, JACM.

[9]  Fred W. Terman A study of interleaved memory systems by trace driven simulation , 1976, ANSS '76.

[10]  Jeffrey R. Spirn,et al.  Program Behavior: Models and Measurements , 1977 .

[11]  Edward G. Coffman,et al.  Anaysis of interleaved memory systems using blockage buffers , 1975, CACM.

[12]  B. R Rau,et al.  An almost-exact solution to the N-processor, M-memory bandwidth problem , 1976 .

[13]  Rafii Empirical and analytical studies of program reference behavior. [Page reference behavior modeling and evaluation of multiprogramming paging systems] , 1976 .

[14]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[15]  Duncan H. Lawrie,et al.  On the Effective Bandwidth of Parallel Memories , 1977, IEEE Transactions on Computers.

[16]  Robert M. Meade,et al.  On memory system design , 1899, AFIPS '70 (Fall).