论文信息 - A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8 µs latency and 66MHz output event-rate

A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8 µs latency and 66MHz output event-rate

Neuromorphic systems have been increasing in size and complexity in recent years, thanks also the adoption of the Address-Event Representation (AER) as a standard for transmitting signals among chips, and building multi-chip event-based systems. AER mapper devices that route Address-Events from multiple sources to different multiple destinations are crucial components of these systems, as they allow users to flexibly compose multi-chip setups, re-configure them, and program different architecture or network topologies.

Giacomo Indiveri | Daniel Bernhard Fasnacht

[1] Tobi Delbrück,et al. CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking , 2009, IEEE Transactions on Neural Networks.

[2] Rodney J. Douglas,et al. A pulse-coded communications infrastructure for neuromorphic systems , 1999 .

[3] R. Douglas,et al. A multi-chip pulse-based neuromorphic infrastructure and its application to a cortical model of orientation selectivity , 2006 .

[4] Massimiliano Giulioni,et al. An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5] Angel Jiménez-Fernandez,et al. Image convolution using a probabilistic mapper on USB-AER board , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6] Tobi Delbrück,et al. Implementation of a time-warping AER mapper , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[7] Matthew Cook,et al. Live demonstration: State-dependent sensory processing in networks of VLSI spiking neurons , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[8] Giacomo Indiveri,et al. A serial communication infrastructure for multi-chip address event systems , 2008, 2008 IEEE International Symposium on Circuits and Systems.