Multi-level synthesis on programmable devices in the ASYL system

Starting from Boolean equations or, at a higher level, from a control flowchart, the automatic synthesis tool presented here, looks for an optimized mapping on a network of programmable modules. For PALs, the output will be a network of PALs and a netlist ready for a Jedec fusemap; for the Xilinx PGAs the system delivers a network of Xilinx blocks and a netlist. For the last target a place and route phase is necessary.<<ETX>>

[1]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Gabriele Saucier,et al.  State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Gabriele Saucier,et al.  State assignment of controllers for optimal area implementation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[4]  Kotagiri Ramamohanarao,et al.  Automatic Synthesis of Boolean Equations Using Programmable Array Logic , 1989, 26th ACM/IEEE Design Automation Conference.

[5]  Gabriele Saucier,et al.  Multi-level synthesis on PALs , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[6]  Gabriele Saucier,et al.  Multilevel synthesis minimizing the routing factor , 1991, DAC '90.

[7]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Pascal Sicard.  Nouvelles méthodes de synthèse logique , 1988 .