Single Event Mechanisms in 90 nm Triple-Well CMOS Devices

Single event charge collection mechanisms in 90 nm triple-well NMOS devices are explained and compared with those of dual-well devices. The primary factors affecting the single event pulse width in triple-well NMOSFETs are the separation of deposited charge due to the n-well, potential rise in the p-well followed by the injection of electrons into the p-well by the source, and removal of holes by the p-well contact. Design parameters of p-wells, such as contact area, doping depth and placement, are varied to reduce single event pulse widths. Pulse width decreases as the area of the p-well contacts increases, the p-well contacts become deeper, and the p-well contacts are placed more frequently. Increasing the p-well-n-well junction depth also causes the full width half rail (FWHR) pulse width to decrease.

[1]  O. Musseau.  Single-event effects in SOI technologies and devices , 1996 .

[2]  David Burnett,et al.  Soft-error-rate improvement in advanced BiCMOS SRAMs , 1993, 31st Annual Proceedings Reliability Physics 1993.

[3]  A.F. Witulski,et al.  Analysis of Parasitic PNP Bipolar Transistor Mitigation Using Well Contacts in 130 nm and 90 nm CMOS Technology , 2007, IEEE Transactions on Nuclear Science.

[4]  G. Gasiot,et al.  Impacts of front-end and middle-end process modifications on terrestrial soft error rate , 2005, IEEE Transactions on Device and Materials Reliability.

[5]  B.L. Bhuva,et al.  Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.

[6]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[7]  H. Puchner,et al.  Elimination of Single Event Latchup in 90nm SRAM Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[8]  W. T. Holman,et al.  Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.

[9]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[10]  R. Gaillard,et al.  Single event charge enhancement in SOI devices , 1990, 1990 IEEE SOS/SOI Technology Conference. Proceedings.

[11]  K. Chatty,et al.  Investigation of External Latchup Robustness of Dual and Triple Well Designs in 65nm Bulk CMOS Technology , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[12]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[13]  A.F. Witulski,et al.  HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.

[14]  H. Honda,et al.  A 500 MHz pipelined burst SRAM with improved SER immunity , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[15]  H. Puchner,et al.  Alpha-particle SEU performance of SRAM with triple well , 2004, IEEE Transactions on Nuclear Science.

[16]  S. Chaudhry,et al.  The effect of triple well implant dose on performance of NMOS transistors , 2002 .

[17]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[18]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[19]  B. Narasimham,et al.  Quantifying the Reduction in Collected Charge and Soft Errors in the Presence of Guard Rings , 2008, IEEE Transactions on Device and Materials Reliability.

[20]  Jeff F. Young,et al.  Ambipolar diffusion of high-density electrons and holes in Ge, Si, and GaAs: Many-body effects , 1982 .

[21]  A. Bevilacqua,et al.  An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers , 2004, IEEE Journal of Solid-State Circuits.