Verifying a Static RAM Design by Logic Simulation