论文信息 - Effect of high temperature annealing on tunnel oxide properties in TANOS devices - 字舞流文

Effect of high temperature annealing on tunnel oxide properties in TANOS devices

J. V. Houdt | G. V. D. Bosch | A. Arreghini | M. Zahid | L. Breuil | A. Cacciato | A. Suhane

[1] Eddy Simoen,et al. A consistent model for oxide trap profiling with the Trap Spectroscopy by Charge Injection and Sensing (TSCIS) technique , 2010 .

[2] L. Larcher,et al. Experimental Assessment of Electrons and Holes in Erase Transient of TANOS and TANVaS Memories , 2010, IEEE Electron Device Letters.

[3] Christoph Adelmann,et al. High-k dielectrics for future generation memory devices (Invited Paper) , 2009 .

[4] R. Degraeve,et al. Validation of Retention Modeling as a Trap-Profiling Technique for SiN-Based Charge-Trapping Memories , 2010, IEEE Electron Device Letters.