An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications
暂无分享,去创建一个
Hidehiro Fujiwara | Tan-Li Chou | Yu-Der Chih | Chia-Fu Lee | Mahmut E. Sinangil | Rawan Naous | Chieh-Pu Lo | Hung-Jen Liao | Yi-Chun Shih | Kerem Akarvardar | Wei-Cheng Zhao | Po-Hao Lee | Dar Sun | Tsung-Yung Jonathan Chang | Yen-Huei Chen | Meng-Fan Chang | Yih Wang | Yu-Lin Chen | Cheng-Han Lu | Haruki Mori | Y. Chih | K. Akarvardar | Yih Wang | Chieh-Pu Lo | Meng-Fan Chang | T. Chang | R. Naous | M. Sinangil | H. Fujiwara | T. Chou | Yen-Huei Chen | H. Liao | Y. Shih | Yu-Lin Chen | C.H. Lu | H. Mori | D. Sun | Po-Hao Lee | Chia-Fu Lee | Wei-Cheng Zhao
[1] Anantha Chandrakasan,et al. Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[2] Qian Chen,et al. A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation , 2019, ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC).
[3] Meng-Fan Chang,et al. 15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).
[4] P. Cochat,et al. Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.
[5] Meng-Fan Chang,et al. A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).