Design of a CMOS low-power and low-voltage four-quadrant analog multiplier

A New CMOS four-quadrant analog multiplier is presented in this paper. The proposed multiplier is suitable for low supply-voltage operation and its power consumption is also very low. The proposed circuit has been simulated with the HSPICE and simulation results are given to confirm the feasibility of the proposed analog multiplier. According to the simulation results, under the supply voltage of 1.5 V, the input range of the proposed multiplier can be 120 mV and the corresponding maximum linearity error is less than 3.2%. Moreover, the power dissipation of the proposed circuit is only 6.7 μW. The proposed circuit is expected to be useful in analog signal processing applications.

[1]  Zheng Li,et al.  A low-power CMOS analog multiplier , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  P. E. Allen,et al.  Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .

[3]  Yngvar Berg,et al.  Ultralow-voltage floating-gate analog multiplier with tunable linearity , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  Mohammed Ismail,et al.  High frequency wide range CMOS analogue multiplier , 1992 .

[5]  W. Surakampontorn,et al.  A four-quadrant analog multiplier using basic differential pair , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[6]  Wanlop Surakampontorn,et al.  A new NMOS four-quadrant analog multiplier , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Ivan Grech,et al.  +/- 0.9V switched-capacitor CMOS multiplier with rail-to-rail input , 1999 .

[10]  Wanlop Surakampontorn,et al.  CMOS voltage-mode analog multiplier , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Trudi-Heleen Joubert,et al.  Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors , 1996 .

[12]  Andreas Demosthenous,et al.  Compact CMOS linear transconductor and four-quadrant analogue multiplier , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Khanittha Kaewdang,et al.  A wide-band current-mode OTA-based analog multiplier-divider , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[14]  Marco Aurélio Cavalcanti Pacheco,et al.  Very-low-power analog cells in CMOS , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[15]  B. Kapanoglu,et al.  Low power-four quadrant CMOS analog multiplier for artificial neural networks , 2004, Proceedings of the IEEE 12th Signal Processing and Communications Applications Conference, 2004..

[16]  R.G. Carvajal,et al.  1.4 V supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[17]  Rahul Sarpeshkar,et al.  A low-noise nonlinear feedback technique for compensating offset in analog multipliers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[18]  W. Current,et al.  Current-mode CMOS quaternary multiplier circuit , 1995 .

[19]  S. B. Park,et al.  Four-quadrant CMOS analogue multiplier , 1987 .

[20]  C. Plett,et al.  A 1.2V CMOS multiplier for 10 Gbit/s equalization , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[21]  D. Coue,et al.  A four-quadrant subthreshold mode multiplier for analog neural-network applications , 1996, IEEE Trans. Neural Networks.

[22]  Mohammed Ismail,et al.  A nonlinear CMOS analog cell for VLSI signal and information processing , 1991 .

[23]  Mohamed I. Elmasry,et al.  Analog neural network building blocks based on current mode subthreshold operation , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[24]  Chutham Sawigun,et al.  Ultra-low-power, class-AB, CMOS four-quadrant current multiplier , 2009 .

[25]  Z. Li,et al.  Low-power low-noise CMOS analogue multiplier , 2006 .

[26]  Jaehyouk Choi,et al.  High multiplication factor capacitor multiplier for an on-chip PLL loop filter , 2009 .

[27]  A. Pesavento,et al.  A wide linear range four quadrant multiplier in subthreshold CMOS , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[28]  Cheng-Chieh Chang,et al.  Weak inversion four-quadrant multiplier and two-quadrant divider , 1998 .