An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm

A proposed FPGA-based implementation of the Advanced Encryption Standard (AES) algorithm is presented in this paper. This implementation is compared with other works to show the efficiency. The design uses an iterative looping approach with block and key size of 128 bits, lookup table implementation of S-box. This gives low complexity architecture and easily achieves low latency as well as high throughput. Simulation results, performance results are presented and compared with previous reported designs.

[1]  Warsuzarina Mat Jubadi,et al.  Design of AES S-box using combinational logic optimization , 2010, 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA).

[2]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[3]  Ricardo Reis,et al.  An IP of an Advanced Encryption Standard for Altera/spl trade/ devices , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[4]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[5]  M. V. Vyawahare,et al.  FPGA implementation of AES algorithm , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[6]  Russell Tessier,et al.  c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .

[7]  Ricardo Reis,et al.  An IP of an Advanced Encryption Standard for Altera" Devices , 2002 .

[8]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .