A Requirements-Driven Reconfigurable SoC Communication Infrastructure Design Flow

Classical approaches to dynamic reconfiguration address computational cores reconfiguration in order to configure the device with the best set of computational elements that are able to accomplish the desired task, thus focusing on a task-driven reconfiguration. This paper introduces a novel approach that exploits performance-driven reconfigurations, in order to adapt the current system configuration (in particular its communication infrastructure) to the required performances, in addition to the required functionalities. This is possible due to the Reconfiguration Oriented Metrics (ROMe) design flow, that leads to realize reconfigurable systems including a reconfiguration controller to manage the reconfiguration itself. This controller has to be able to make coherent decisions (with respect to a well defined set of reconfiguration oriented metrics) about communication infrastructure reconfiguration processes, in order to make it possible to achieve the desired performance (e.g. latency, throughput or power consumption).

[1]  Wayne H. Wolf,et al.  Communication synthesis for distributed embedded systems , 1995, ICCAD.

[2]  Max Mühlhäuser,et al.  Performance Aware On-Chip Communication Synthesis and Optimization for Shared Multi-Bus Based Architecture , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[3]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint-driven communication synthesis , 2002, DAC '02.

[5]  Jürgen Becker,et al.  Communication Architectures for Dynamically Reconfigurable FPGA Designs , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[6]  M. Ali,et al.  A dynamic routing mechanism for network on chip , 2005, 2005 NORCHIP.

[7]  Gaetano Borriello,et al.  Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[8]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[9]  Sujit Dey,et al.  Design space exploration for optimizing on-chip communication architectures , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[11]  Lesley Shannon,et al.  The routability of multiprocessor network topologies in FPGAs , 2006, SLIP '06.