A formal method for hardware IP design and integration under I/O and timing constraints

IP integration, which is one of the most important SoC design steps, requires taking into account communication and timing constraints. In that context, design and reuse can be improved using IP cores described at a high abstraction level. In this paper, we present an IP design approach that relies on three main phases: (1) constraint modeling, (2) IP constraint analysis steps for feasibility checking, and (3) synthesis. We propose a set of techniques dedicated to the digital signal processing domain that lead to an optimized IP core integration. Based on a generic architecture of components, the method we propose provides automatic generation of IP cores designed under integration constraints. We show the effectiveness of our approach with a DCT core design case study.

[1]  John P. Elliott.  Understanding Behavioral Synthesis: A Practical Guide to High-Level Design , 1999 .

[2]  Axel Jantsch,et al.  System design for DSP applications using the MASIC methodology , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Sujit Dey,et al.  System-level performance analysis for designing on-chipcommunication architectures , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Giovanni De Micheli,et al.  Interface optimization for concurrent systems under timing constraints , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Ahmed Amine Jerraya,et al.  A system-level communication synthesis approach for hardware/software systems , 1996, Microprocess. Microsystems.

[6]  Hugo De Man,et al.  Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Michel Auguin,et al.  CODEF: a system level design space exploration tool , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[8]  Peter Duzy,et al.  High-level synthesis from VHDL with exact timing constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Wayne H. Wolf,et al.  Communication synthesis for distributed embedded systems , 1995, ICCAD.

[10]  Daniel Gajski,et al.  Synthesis of system-level bus interfaces , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[11]  Hugo De Man,et al.  Cathedral-III : architecture-driven high-level synthesis for high throughput DSP applications , 1991, 28th ACM/IEEE Design Automation Conference.

[12]  Jean Luc Philippe,et al.  A formal technique for hardware interface design , 1998 .

[13]  Bill Lin,et al.  Synthesis Of Concurrent System Interface Modules With Automatic Protocol Conversion Generation , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[14]  Gaetano Borriello,et al.  Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems , 1994, 31st Design Automation Conference.

[15]  Grant Martin,et al.  Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .

[16]  Jörg Henkel,et al.  Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis , 1994, ICCAD.

[17]  Bill Lin,et al.  Synthesis of concurrent system interface modules with automatic protocol conversion generation , 1994, ICCAD.

[18]  Eric Senn,et al.  A memory aware behavioral synthesis tool for real-time VLSI circuits , 2004, GLSVLSI '04.

[19]  Ron Miller,et al.  Scheduling using behavioral templates , 1995, DAC '95.

[20]  Ahmed Amine Jerraya,et al.  Validation in a component-based design flow for multicore SoCs , 2002, 15th International Symposium on System Synthesis, 2002..

[21]  Ahmed Amine Jerraya,et al.  Protocol selection and interface generation for HW-SW codesign , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Giovanni De Micheli,et al.  Automated composition of hardware components , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[23]  Jean Luc Philippe,et al.  A formal technique for hardware interface design , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[24]  Jan Madsen,et al.  An approach to interface synthesis , 1995, Proceedings of the Eighth International Symposium on System Synthesis.

[25]  Philippe Coussy,et al.  A design methodology for IP integration , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[26]  Chak-Kuen Wong,et al.  An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, 20th Design Automation Conference Proceedings.

[27]  Giovanni De Micheli,et al.  Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Sujit Dey,et al.  Performance analysis of a system of communicating processes , 1997, ICCAD 1997.

[29]  Gaetano Borriello,et al.  Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems , 1995, 32nd Design Automation Conference.

[30]  Luciano Lavagno,et al.  Synthesis of Mixed Software-Hardware Implementations from CFSM Specifications , 1993 .

[31]  Laurent Freund,et al.  A Codesign Experiment in Acoustic Echo Cancellation: GMDFa , 1996, TODE.

[32]  John A. Nestor,et al.  SALSA: a new approach to scheduling with timing constraints , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[34]  Daniel Gajski,et al.  Interfacing Incompatible Protocols Using Interface Process Generation , 1995, 32nd Design Automation Conference.

[35]  David L. Dill,et al.  Algorithms for interface timing verification , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[36]  Alexandru Turjan,et al.  Solving Out of Order communication using CAM memory ; an implementation , 2002 .

[37]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[38]  Jan Madsen,et al.  Integrating communication protocol selection with hardware/software codesign , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  Guy Gogniat,et al.  Communication synthesis and HW/SW integration for embedded system design , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[40]  Frédéric Pétrot,et al.  A practical tool box for system level communication synthesis , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[41]  Wayne Wolf,et al.  Hardware-Software Co-Synthesis of Distributed Embedded Systems , 1996 .

[42]  Wayne Wolf,et al.  Communication synthesis for distributed embedded systems , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[43]  Amor Nafkha,et al.  A methodology for IP integration into DSP SoC: a case study of a MAP algorithm for turbo decoder , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[44]  Rolf Ernst,et al.  Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[45]  Daniel Gajski,et al.  Model Refinement for Hardware-Software Codesign , 1996, TODE.

[46]  Emmanuel Casseau,et al.  A Methodology for Behavioral Virtual Component Specification Targeting SoC Design with High-Level Synthesis Tools , 2001 .

[47]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[48]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[49]  Alexandru Turjan,et al.  A Compile Time Based Approach for Solving Out-of-Order Communication in Kahn Process Networks , 2002, ASAP.

[50]  M. Abid,et al.  IP integration methodology for SoC design , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[51]  Gaetano Borriello,et al.  Interface co-synthesis techniques for embedded systems , 1995, ICCAD.

[52]  R. Seepold.  Virtual Socket Interface Alliance , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[53]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[54]  Sujit Dey,et al.  Performance analysis of a system of communicating processes , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[55]  Thomas A. Henzinger,et al.  INTERFACE-BASED DESIGN , 2005 .

[56]  Ron Miller,et al.  Behavioral Synthesis Methodology for HDL-Based Specification and Validation , 1995, 32nd Design Automation Conference.

[57]  Daniel D. Gajski,et al.  SPECC: Specification Language and Methodology , 2000 .

[58]  Armin Bender,et al.  Design of an optimal loosely coupled heterogeneous multiprocessor system , 1996, Proceedings ED&TC European Design and Test Conference.

[59]  John P. Elliott.  Understanding Behavioral Synthesis , 1999, Springer US.

[60]  Gaetano Borriello,et al.  Interface Timing Verification with Application to Synthesis , 1994, 31st Design Automation Conference.