Local-damascene-finFET DRAM integration with p/sup +/ doped poly-silicon gate technology for sub-60nm device generations

We integrate FinFET DRAM in sub-60nm feature size. To avoid severe passing gate effects in FinFET cell array, we introduce a local damascene gate structure. Threshold voltage control of the ultra thin body transistors is successfully achieved by adopting p+ boron in-situ doped poly-silicon gate on the FinFET cells. As a result, very stable and uniform operation of FinFET cells is realized. The local damascene FinFET with p+ gate can become a highly feasible mainstream DRAM technology for sub-60nm low-power high-speed devices

[1]  D. Kim,et al.  The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[2]  K. Yahashi,et al.  Fin-Array-FET on bulk silicon for sub-100 nm trench capacitor DRAM , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[3]  Donggun Park,et al.  Enhanced data retention of damascene-finFET DRAM with local channel implantation and <100> fin surface orientation engineering , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  Donggun Park,et al.  Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  H.J. Kim,et al.  S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..