A 0.5V 6-bit scalable phase interpolator

This paper proposes a scalable phase interpolator (PI) with dual-input inverter. A pseudo-pipelined architecture is proposed to realize resolution scalability and to reduce the circuit size and power consumption. By using a simple architecture, the proposed circuit operates at 0.5V at which conventional analog PI cannot operate. Slew rate of inverter chain is controlled by current starving technique to support phase interpolation at wide input frequency range. The PI was designed in 65nm-CMOS technology. The circuit simulation confirms 6-bit phase resolution, DNL of 0.41 LSB, and INL of 1.25 LSB. The power consumption is 0.12 µW/MHz.

[1]  C. Zimmermann,et al.  A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.

[2]  R. Kreienkamp,et al.  A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[3]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.

[4]  Un-Ku Moon,et al.  A Sub-Picosecond Resolution 0.5-1.5GHz Digital-to-Phase Converter , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[5]  T. Finateu,et al.  A digitally controlled 5GHz analog phase interpolator with 10GHz LC PLL , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[6]  Un-Ku Moon,et al.  A Sub-Picosecond Resolution 0.5–1.5 GHz Digital-to-Phase Converter , 2008, IEEE Journal of Solid-State Circuits.