A perspective on today’s scaling challenges and possible future directions

Abstract Progress in scaling of MOS transistors and integrated circuits over the years is reviewed and today’s status and challenges are described. Generalized scaling is updated for the present leakage-constrained environment to project results of continued scaling at a constant power-supply voltage. Alternatives to achieve energy-efficient operation at lower voltages are discussed. Particular attention is given to threshold variability issues and to the design challenges in reducing and controlling variability using back-gate devices. The importance of the depth of the inversion layer below the silicon surface as a limit to the effectiveness of gate-insulator scaling is illustrated by a design study. Low-temperature operation is considered as a possible future direction for continuing scaling.

[1]  Yuan Taur,et al.  Supply voltage strategies for minimizing the power of CMOS processors , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[2]  A. Majumdar,et al.  Mobility Scaling in Short-Channel Length Strained Ge-on-Insulator P-MOSFETs , 2008, IEEE Electron Device Letters.

[3]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[4]  D.J. Frank,et al.  Power-constrained device and technology design for the end of scaling , 2002, Digest. International Electron Devices Meeting,.

[5]  V. Trivedi,et al.  Scaling fully depleted SOI CMOS , 2003 .

[6]  S.M. Rossnagel,et al.  Interconnect issues post 45nm , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7]  G. Baccarani,et al.  Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.

[8]  David J. Frank,et al.  Power-constrained CMOS scaling limits , 2002, IBM J. Res. Dev..

[9]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[10]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[11]  S. Kosonocky,et al.  Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[12]  G. Baccarani,et al.  IIA-1 generalized scaling theory and its application to a 1/4 micron mosfet design , 1982, IEEE Transactions on Electron Devices.

[13]  R. M. Swanson,et al.  Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .

[14]  Yuan Taur,et al.  Submicrometer-channel CMOS for low-temperature operation , 1987, IEEE Transactions on Electron Devices.

[15]  S. Laux,et al.  Analysis of quantum ballistic electron transport in ultrasmall silicon devices including space-charge and geometric effects , 2004 .