A quad 1–10Gb/s serial transceiver in 90nm CMOS

A quad 1-10 Gb/s serial transceiver in 90 nm digital CMOS technology is presented in this paper. A combination of transmitter pre-emphasis and receiver equalization is used. It can be used for different data rates and short-reach/long-reach applications with low overhead in area and power consumption. It is able to run across a 60-inch FR4 PCB trace with BER<10-12 at 3.125 Gb/s while consuming 70 mW/channel. At 10 Gb/s, it consumes 98 mW/channel to run across a 10-inch FR4 PCB trace and 90mW/channcl to run across a 4-inch FR4 PCB trace. Its die area is 1.6 mm2.

[1]  B.L. Ji,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[2]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[3]  V. Parthasarathy,et al.  A quad multi-speed serializer/deserializer with analog adaptive equalization , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[4]  Deog-Kyoon Jeong,et al.  A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .

[5]  William J. Dally,et al.  A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. Mansuri,et al.  A 27-mW 3.6-Gb/s I/O transceiver , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).