A quad 1–10Gb/s serial transceiver in 90nm CMOS
暂无分享,去创建一个
Hui Wang | Yongyi Wu | Xinqing Chen | Junning Wang | Han Bi | Yehui Sun | Kai Lei | Zixin Wu | Song Gao
[1] B.L. Ji,et al. A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.
[2] S. Gowda,et al. A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.
[3] V. Parthasarathy,et al. A quad multi-speed serializer/deserializer with analog adaptive equalization , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[4] Deog-Kyoon Jeong,et al. A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .
[5] William J. Dally,et al. A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] M. Mansuri,et al. A 27-mW 3.6-Gb/s I/O transceiver , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).