A Fast Transient Response Low Drop-Out Voltage Regulator

A fast transient response low drop out voltage regulator (LDO) is presented. The requirement of fast transient response is completely application specific and is governed by the loading conditions. If load current changes too quicker, then a fast transient response is a definite requirement. The LDO is implemented in 0.18um generic CMOS technology; it generates fixed 1.6V from a 3.6V supply which on discharging goes to 1.9V. The buffer stage used is wide band OTA capable of providing rail-to-rail swing and full current to charge and discharge the large driver transistor capacitance, enabling fast slewing. Simulation result shows that the proposed circuit provides full load transient response of less than 44ns settling time and less than 30mV undershoot.

[1]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[2]  C. Stanescu.  Buffer stage for fast response LDO , 2003, 2003 International Semiconductor Conference. CAS 2003 Proceedings (IEEE Cat. No.03TH8676).

[3]  Chung-Wei Lin,et al.  A Power Efficient and Fast Transient Response Low Drop-Out Regulator in Standard CMOS Process , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[4]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[5]  Findlay Shearer.  Power Management in Mobile Devices , 2007 .

[6]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[7]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.