Recently, demands for high-speed signal processing have been increasing especially in the field of image data compression, computer graphics, and medical imaging. To achieve sufficient power for real-time image processing, we have been developing parallel signal-processing systems. This paper describes a communication processor called 'dataway processor' designed for a new scalable parallel signal-processing system. The processor has six high-speed communication links (Dataways), a data-packet routing controller, a RISC CORE, and a DMA controller. Each communication link operates at 8-bit parallel in a full duplex mode at 50 MHz. Moreover, data routing, DMA, and CORE operations are processed in parallel. Therefore, sufficient throughput is available for high-speed digital video signals. The processor is designed in a top- down fashion using a CAD system called 'PARTHENON.' The hardware is fabricated using 0.5-micrometers CMOS technology, and its hardware is about 200 K gates.
[1]
Y. Kim,et al.
A real-time MPEG encoder using a programmable processor
,
1994
.
[2]
M. Yamashina,et al.
A 300 MHz 16 b BiCMOS video signal processor
,
1993,
1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3]
Sadayasu Ono,et al.
Parallel DSP Implementation for Super High Definition Image Processing
,
1990,
ICPP.
[4]
Sadayasu Ono,et al.
Implementation of super high definition image processing on HiPIPE
,
1991,
1991., IEEE International Sympoisum on Circuits and Systems.
[5]
Sadayasu Ono,et al.
All-digital super high definition images
,
1992,
Signal Process. Image Commun..
[6]
Toshihiro Minami,et al.
A 300-MOPS Video Signal Processor With A Parallel Architecture
,
1991
.