High-Throughput Architecture for Both Lossless and Near-lossless Compression Modes of LOCO-I Algorithm

Real-time image lossless and near-lossless compression based on LOCO-I algorithm is in great demand in many critical missions, such as satellite remote sensing, space exploration, and nuclear medical imaging, for its excellent complexity/compression rate tradeoff. However, the real-time implementation of LOCO-I encounters two bottlenecks in error prediction: the context conflict in context update and the pixel reconstruction loop in near-lossless mode, which always limit the overall throughput in practice. This paper adopts a patch-wise compression method and proposes a high-performance globally pipelined hardware architecture with spatial parallelism in local, in which patch-wise dual parallel error prediction (PEP) modules are designed. The PEP gains an extra pixel cycle and thus, alleviates both the two bottlenecks. Besides, an equivalent simplification scheme is designed to accelerate the error quantization computation, the most time and resource consuming procedure in the pixel reconstruction loop, saving the resource usage, and reducing computing delay. The proposed encoder is able to compress each image patch independently in either lossless or near-lossless mode by parameter setting. It facilitates the Region of Interests compression so as to improve the overall compression ratio and achieves excellent information fidelity. Moreover, the possible error propagation can be prevented and constrained within one single patch. The proposed architecture is implemented on a XILINX Virtex6-75t FPGA and achieves a maximum throughput up to 51.684 MPixel/s. It is the fastest architecture reported in the literature which implements both lossless and near-lossless compression modes.

[1]  Hongda Shen,et al.  Predictive Lossless Compression of Regions of Interest in Hyperspectral Images With No-Data Regions , 2017, IEEE Transactions on Geoscience and Remote Sensing.

[2]  I. Maglogiannis,et al.  Region of Interest Coding Techniques for Medical Image Compression , 2007, IEEE Engineering in Medicine and Biology Magazine.

[3]  Guillermo Sapiro,et al.  The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS , 2000, IEEE Trans. Image Process..

[4]  H. Daryanavard,et al.  FPGA implementation of JPEG-LS compression algorithm for real time applications , 2011, 2011 19th Iranian Conference on Electrical Engineering.

[5]  Heng-Ming Tai,et al.  Region-of-interest image coding based on EBCOT , 2005 .

[6]  Marco Ferretti,et al.  A parallel pipelined implementation of LOCO-I for JPEG-LS , 1988, Proceedings of the 17th International Conference on Pattern Recognition, 2004. ICPR 2004..

[7]  Philippe Armbruster,et al.  CCSDS Data Compression Recommendation: Development and Status , 2002, SPIE Optics + Photonics.

[8]  Lih-Jen Kau,et al.  High performance architecture for the encoder of JPEG-LS on SOPC platform , 2013, SiPS 2013 Proceedings.

[9]  Anwar Dawood,et al.  FPGA Based Satellite Adaptive Image Compression System , 2003 .

[10]  Guillermo Sapiro,et al.  LOCO-I: a low complexity, context-based, lossless image compression algorithm , 1996, Proceedings of Data Compression Conference - DCC '96.

[11]  M. Klimesh,et al.  Hardware Implementation of a Lossless Image Compression Algorithm Using a Field Programmable Gate Array , 2000 .

[12]  Ming Yang,et al.  An overview of lossless digital image compression techniques , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[13]  Alan N. Willson,et al.  Efficient VLSI implementation of N/N integer division , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Thanos Stouraitis,et al.  A High-Speed FPGA Implementation of an RSD-Based ECC Processor , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Antonio Abramo,et al.  A Fully Pipelined Architecture for the LOCO-I Compression Algorithm , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Guillermo Sapiro,et al.  From LOGO-I to the JPEG-LS standard , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).

[17]  Donald G. Bailey,et al.  Design for Embedded Image Processing on FPGAs , 2011 .

[18]  Michael J. Flynn,et al.  Division Algorithms and Implementations , 1997, IEEE Trans. Computers.

[19]  Martin Sweeting,et al.  An Efficient On-Board Lossless Compression Design for Remote Sensing Image Data , 2008, IGARSS 2008 - 2008 IEEE International Geoscience and Remote Sensing Symposium.

[20]  Constantinos E. Goutis,et al.  Efficient high-performance implementation of JPEG-LS encoder , 2008, Journal of Real-Time Image Processing.

[21]  Makoto Ikeda,et al.  Design and Implementation of Low-Power Hardware Architecture With Single-Cycle Divider for On-Line Clustering Algorithm , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Athanasios Kakarountas,et al.  Efficient High-Performance ASIC Implementation of JPEG-LS Encoder , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[23]  Aviral Shrivastava,et al.  Retargetable pipeline hazard detection for partially bypassed processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Zhihua Wang,et al.  A Low Power, Fully Pipelined JPEG-LS Encoder for Lossless Image Compression , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[25]  David S. Taubman,et al.  Embedded block coding in JPEG 2000 , 2002, Signal Process. Image Commun..

[26]  Eran A. Edirisinghe,et al.  Variation of JPEG-LS to low cost rate control and its application in region-of-interest based coding , 2003, Signal Process. Image Commun..