论文信息 - Bidirectional IO Using a 500MHz Clock for High-Speed Memory - 字舞流文

Bidirectional IO Using a 500MHz Clock for High-Speed Memory

Suki Kim | Soo-In Cho | Jung-Hwan Choi | Hong-Sun Hwang | Changhyun Kim | Woo-Seop Kim | Jin-Hyun Kim | Su-A Kim

[1] J. L. Zerbe. A 2Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receviers , 2001 .

[2] Mel Bazes,et al. Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .