A Layout-Driven Yield Predictor and Fault Generator

The authors present an efficient approach to probability-graded fault list generation, and critical area calculation for IC yield production. The approach is also efficient to program because it is built on top of existing design rule checking routines. The accuracy of the tool is enhanced by including in the critical area calculations adjustments for defects occurring at the end of a feature and validating shorts before including the associated critical area in the sum. It would be possible to make the approach more efficient by going to an entirely graph-based approach, thus avoiding the physical tile generation step. >

[1]  George S. Taylor,et al.  Magic's Incremental Design-Rule Checker , 1984, 21st Design Automation Conference Proceedings.

[2]  Wojciech Maly.  Optimal Order of the VLSI IC Testing Sequence , 1986, DAC 1986.

[3]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[4]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[6]  A. Ferris-Prabhu.  Yield implications and scaling laws for submicrometer devices , 1988 .

[7]  P. Schvan,et al.  Yield Projection Based on Electrical Fault Distribution and Critical Structure Analysis , 1989 .

[8]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[9]  Jochen A. G. Jess,et al.  A layout defect-sensitivity extractor , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.