A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs

A fractional spur elimination technique that enables wide-bandwidth phase interpolation-based fractional-N phase-locked loops (PLLs) is proposed. The technique uses specially filtered dither to eliminate the spurious tones otherwise caused by inevitable phase errors. The design of a wide-bandwidth fractional-N PLL based on the spur elimination technique and a theoretical proof of the proposed technique are presented.

[1]  I. Galton,et al.  A direct-conversion single-chip radio-modem for Bluetooth , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  C. Sinan Güntürk,et al.  Refined error analysis in second-order Sigma-Delta modulation with constant inputs , 2004, IEEE Trans. Inf. Theory.

[3]  R.A. Wannamaker,et al.  Dithered quantizers with and without feedback , 1993, Proceedings of IEEE Workshop on Applications of Signal Processing to Audio and Acoustics.

[4]  John Vanderkooy,et al.  Quantization and Dither: A Theoretical Survey , 1992 .

[5]  Edgar Sánchez-Sinencio,et al.  A 5-GHz prescaler using improved phase switching , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Ian Galton,et al.  Granular quantization noise in the first-order delta-sigma modulator , 1993, IEEE Trans. Inf. Theory.

[7]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[8]  Sudhakar Pamarti,et al.  Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Robert M. Gray,et al.  Quantization noise spectra , 1990, IEEE Trans. Inf. Theory.

[10]  M. Horowitz,et al.  A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[11]  G. C. Gillette,et al.  Digiphase Synthesizer , 1969 .

[12]  Sudhakar Pamarti,et al.  LSB Dithering in MASH Delta–Sigma D/A Converters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Bang-Sup Song,et al.  A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  Bang-Sup Song,et al.  A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.

[15]  N. Krishnapura,et al.  A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS , 2000, IEEE Journal of Solid-State Circuits.

[16]  F.L. Martin,et al.  A wideband 1.3 GHz PLL for transmit remodulation suppression , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[17]  Robert Alexander Wannamaker,et al.  The Theory of Dithered Quantization , 1997 .

[18]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[19]  Ian Galton,et al.  A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[20]  Peter R. Kinget,et al.  A 5.3GHz programmable divider for HiPerLAN in 0.25µm CMOS , 1999 .

[21]  Elias Masry,et al.  A Digital Requantizer With Shaped Requantization Noise That Remains Well Behaved After Nonlinear Distortion , 2007, IEEE Transactions on Signal Processing.

[22]  Beomsup Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[23]  A. Sripad,et al.  A necessary and sufficient condition for quantization errors to be uniform and white , 1977 .

[24]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[25]  M.H. Perrott,et al.  A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[26]  Behzad Razavi.  A Modeling Approach for ¿¿ FractionalN Frequency Synthesizers Allowing Straightforward Noise Analysis , 2003 .

[27]  Kenji Itoh,et al.  Frequency synthesizer. , 1973, Science.

[28]  Rinaldo Castello,et al.  An UMTS /spl Sigma//spl Delta/ fractional synthesizer with 200 kHz bandwidth and -128 dBc/Hz @ 1 MHz using spurs compensation and linearization techniques , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[29]  Jan Craninckx,et al.  A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[30]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .

[31]  Michiel Steyaert,et al.  A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μM CMOS , 1996, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.