FPGA and ASIC implementation and testing of IR-UWB baseband transceiver for IEEE802.15.4a

A digital baseband was designed and implemented according to the standard IEEE802.15.4a both in FPGA and as well as ASIC. The baseband supports data rates 850 Kb/s, 6.81 Mb/s and 27.24 Mb/s running at the clock speed of 31.2 MHz. The transmitter and receiver were tested by introducing various distortions to the signal being received. The baseband was shown to be fully functional being able to receive even under heavy distortion. Both the synchronization and data detection performance are robust. The baseband tested with a FPGA was further made as an ASIC in the 250 nm BiCMOS technology from IHP, Germany.

[1]  Dan Kreiser,et al.  Board implementation and its performance for IR-UWB IEEE.802.15.4a from multiple ASIC chips , 2012, EW.

[2]  S. Olonbayar,et al.  Synchronisation performance of wireless sensor networks , 2008, 2008 IEEE International Conference on Ultra-Wideband.

[3]  S. Olonbayar,et al.  Performance and implementation of a multi-rate IR-UWB baseband transceiver for IEEE802.15.4a , 2013, 2013 IEEE International Conference on Ultra-Wideband (ICUWB).